

INCH-POUND

This document and process conversion measures necessary to comply with this revision shall be completed by 7 July 2003

> MIL-PRF-38534E <u>6 January 2003</u> SUPERSEDING MIL-PRF-38534D 6 January 1999

PERFORMANCE SPECIFICATION

HYBRID MICROCIRCUITS, GENERAL SPECIFICATION FOR

This specification is approved for use by all Departments and Agencies of the Department of Defense.

This document is a performance specification. It is intended to provide the device manufacturers an acceptable established baseline in order to support Government microcircuit applications and logistic programs. The basic document has been structured as a performance specification that is supplemented with detailed appendices. These appendices provide guidance to manufacturers on demonstrated successful approaches to meeting military performance requirements. These appendices are included as a benchmark and are not intended to impose mandatory requirements.

1. SCOPE

*

1.1 <u>Scope</u>. This specification establishes the general performance requirements for hybrid microcircuits, Multi-Chip Modules (MCM) and similar devices and the verification requirements for ensuring that these devices meet the applicable performance requirements. Verification is accomplished through the use of one of two quality programs (Appendix A). The main body of this specification describes the performance requirements and the requirements for obtaining a Qualified Manufacturers List (QML) listing. The appendices of this specification are intended for guidance to aid a manufacturer in developing their verification program. Detail requirements, specific characteristics, and other provisions that are sensitive to the particular intended use should be specified in the applicable device acquisition specification.

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Defense Supply Center Columbus (DSCC-VAS), PO Box 3990, Columbus, OH 43216-5000, by using the Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document, or by letter



*

*

1.2 Description of this specification. The intent of this specification is to allow the device manufacturer the flexibility to implement best commercial practices to the maximum extent possible while still providing product which meets the military performance needs. Devices that are compliant to this specification are those that are capable of meeting the verification requirements outlined herein; and are built on a manufacturing line which is controlled by the manufacturer's quality management program and has been certified and qualified in accordance with the requirements herein. The certification and qualification requirements outlined herein are the requirements to be met by a manufacturer to be listed on the Qualified Manufacturers List (QML). The manufacturer may modify, substitute or delete the tests and inspections defined herein. This is accomplished by baselining a flow of tests and inspections that will assure that the devices are capable of meeting the generic verifications provided in this specification. This does not necessarily mean that compliant devices have been subjected to the generic performance verifications provided in this specification, just that compliant devices are capable of meeting the generic performance verifications applicable to each specified product assurance level.

Appendix A defines the quality management program that may be implemented by the manufacturer. Appendix A includes an option to use a quality review board concept, hereafter referred to as the Technology Review Board (TRB) in this document, which may be used to modify the generic verification, design and construction criteria provided in this specification. Appendix B is not currently being used. Appendix C defines generic performance verifications. These verifications consist of a series of tests and inspections which may be used to verify the performance of devices. They may be used as is or modified as allowed by this specification. Appendix D is not currently being used. Appendix E defines generic design and construction criteria relative to this technology, including rework limitations and major change testing guidance. Appendix F provides statistical sampling procedures. Appendix G provides the guidelines for a Radiation Hardness Assurance (RHA) program.

1.3 <u>Classification</u>. Five quality assurance levels are provided for in this specification. Four of these classes, in highest to lowest order, are K, H, G, and D, as defined below. The fifth class is Class E, the quality level associated with a Class E device is defined by the acquisition document.

1.3.1 <u>Class K</u>. Class K is the highest reliability level provided for in this specification. It is intended for space applications.

1.3.2 Class H. Class H is the standard military quality level.

- * 1.3.3 <u>Class G</u>. Class G is a lowered confidence version of the standard military quality level (H) with QML listing per 4.5.2.2, a possibly lower temperature range (-40°C to +85°C), a manufacturer guaranteed capability to meet the Class H Conformance Inspection and Periodic Inspection testing, and a vendor specified incoming test flow. The device must meet the Class H requirements for In-Process Inspections and Screening.
- * 1.3.4 <u>Class E</u>. Class E designates devices which are based upon one of the other classes (K, H, or G) with exceptions taken to the requirements of that class. These exceptions are specified in the device acquisition document, therefore the device acquisition document should be carefully reviewed to ensure that the exceptions taken will not adversely affect the performance of the system.
- * 1.3.5 <u>Class D</u>. Class D is a vendor specified quality level available to this specification. This is a possibly lower temperature range (0°C to +70°C) part with a vendor specified test flow available from a QML listed manufacturer.



2. APPLICABLE DOCUMENTS

2.1 <u>Government specifications, standards, and handbooks</u>. The following specification and standard form a part of this document to the extent specified herein. Unless otherwise specified, the issue of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation (see 6.2).

SPECIFICATION

*

*

DEPARTMENT OF DEFENSE

MIL-I-46058 - Insulating Compound, Electrical (For Coating Printed Circuit Assemblies)

STANDARD

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Methods and Procedures for Microelectronics

(Unless otherwise specified copies of military standards are available from the Standardization Documents Order Desk, Building 4D, 700 Robbins Avenue, Philadelphia, PA 19111-5094. Copies of military standards are also available online from the Acquisition Streamlining and Standardization Information System (ASSIST) at http://astimage.daps.dla.mil/online/new/.

2.2 <u>Other Government documents, drawings, and publications</u>. The following other Government documents, drawings, and publications form a part of this document to the extent specified herein. Unless otherwise specified, the issues are those cited in the solicitation.

Handbook H4/H8 -		Commercial and Government Entity (CAGE) Handbook.
NAVSHIPS 0967-190-4010	-	Manufacturer's Designating Symbols.
QML-38534 -		Qualified Manufacturer's List of Custom Hybrid Microcircuits Qualified Under Military Specification MIL-PRF-38534

(Unless otherwise specified copies of military standards are available from the Standardization Documents Order Desk, Building 4D, 700 Robbins Avenue, Philadelphia, PA 19111-5094.)

2.3 <u>Order of Precedence</u>. In the event of a conflict between the text of this document and the references cited herein (except for related associated detail specifications, specification sheets, or MS standards), the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Performance Requirements for Class K Devices</u>. Class K devices shall be capable of meeting the Class K tests and inspections of Appendices C and E (see Table I). This shall include the incoming inspection flow, the inprocess inspection flow, the screening flow, and the Conformance Inspection and Periodic Inspection flow. These devices shall be specified over the temperature range of -55°C to +125°C or as specified in the device acquisition document. Manufacturers of these devices shall be fully certified and qualified in accordance with this specification. Verification of these Performance Requirements shall be performed as described in paragraph 4.

3.2 <u>Performance Requirements for Class H Devices</u>. Class H devices shall be capable of meeting the Class H tests and inspections of Appendices C and E (see Table I). This shall include the incoming inspection flow, the inprocess inspection flow, the screening flow, and the Conformance Inspection and Periodic Inspection flow. These devices shall be specified over the temperature range of -55°C to +125°C or as specified in the device acquisition document. Manufacturers of these devices shall be fully certified and qualified in accordance with this specification. Verification of these Performance Requirements shall be performed as described in paragraph 4.



- * 3.3 Performance requirements for Class G devices. Class G devices shall be capable of meeting the Class H tests and inspections of Appendices C and E, except incoming inspection (see Table I). This shall include the In-Process Inspection flow, the screening flow, and the Conformance Inspection and Periodic Inspection flow. Compliance with the Conformance Inspection and Periodic Inspection flow must be guaranteed by the manufacturer. Actual completion of Conformance Inspection and Periodic Inspection tests and inspections are optional and at the manufacturer's discretion. DSCC approval or notification is not required to eliminate Conformance Inspection and Periodic Inspection tests and inspections for this class of device, however it is the manufacturer's responsibility to ensure that their devices are capable of passing these tests and inspections. These devices shall be specified over the temperature range of -40°C to +85°C or a wider range. Manufacturers of these devices shall be fully certified and QML listed in accordance with this specification. Verification of these Performance Requirements shall be performed as described in paragraph 4.
- * 3.4 Performance requirements for Class E devices. Class E devices are devices which meet all of the requirements of one of the other classes (K, H, or G) with some exceptions taken. The device acquisition document shall clearly state which class the device is based upon (K, H, or G) and what exceptions are being taken. The users of these devices should carefully examine the device acquisition document to verify that the exceptions being taken will not adversely affect the system performance. Manufacturers of these devices shall be fully certified in accordance with this specification. Verification of the performance requirements shall be performed as described in paragraph 4.

3.5 <u>Performance requirements for Class D devices</u>. Class D devices are built and tested in accordance with the manufacturer's specified production and testing flow (see Table I). These devices shall be capable of meeting the specified electrical tests. However, these devices are not required to meet any of the tests and inspections of this specification. These devices shall be specified over the temperature range of 0°C to +70°C or a wider range. Manufacturers of these devices shall be fully certified and QML listed in accordance with this specification. Verification of these Performance Requirements shall be performed as described in paragraph 4.

* 3.6 Performance requirements for RHA devices. Compliant RHA devices must meet the additional performance requirements of Appendix G. Detailed information for producing and acquiring RHA devices can be found in JEDEC publication JEP133.



Test Flow or Requirement <u>1</u> /	Class						
	D	E <u>2</u> /	G <u>2</u> /	H <u>2</u> /	K <u>2</u> /		
Certification	Required	Required	Required	Required (Class H)	Required (Class K)		
QML Listing	Required per 4.5.2.2	Required per the	Required per 4.5.2.2	Required per 4.5.2.1	Required per 4.5.2.1		
Incoming Inspection (App. C)	Manufacturer Specified <u>3</u> /	ecified <u>3</u> / and the Acquisition	Manufacturer Specified <u>3</u> /	Applicable (Class H) <u>1</u> /	Applicable (Class K) <u>1</u> /		
In-Process Inspections(App. C)	Manufacturer Specified <u>3</u> /		Applicable (Class H) <u>1</u> /	Applicable <u>1</u> /	Applicable <u>1</u> /		
Screening (App. C)	Manufacturer Specified <u>3</u> /		Applicable (Class H) <u>1</u> /	Applicable (Class H) <u>1</u> /	Applicable (Class K) <u>1</u> /		
Conformance Inspection and Periodic Inspection (App. C)	Manufacturer Specified <u>3</u> /		Guaranteed (Class H) <u>4</u> /	Applicable (Class H) <u>1</u> /	Applicable (Class K) <u>1</u> /		
Temperature Range <u>5</u> /	0°C to +70°C		-40°C to +85°C	-55°C to +125°C	-55°C to +125°C		

TABLE I. Performance Requirements Summary.

1/ For test flow implementation and available flexibility see 3.7.1.

*

2/ Design and construction and rework criteria are as specified in Appendix E and shall be utilized per 3.7.1.
3/ Manufacturer Specified means that the manufacturer does not have to take the generic criteria of this specification into consideration during the establishment of its manufacturing and test flows. The manufacturer's flow may or may not meet the same requirements as the flow of this specification. Furthermore, the manufacturer may specify that they do not perform the particular test or inspection flow.

4/ Guaranteed (Class H) means that the manufacturer is assuring that their devices will meet the Conformance Inspection and Periodic Inspection test flow contained in Tables C-Xa, C-Xb, C-Xc, and C-Xd, but may or may not actually perform the tests and inspections specified. Elimination of these tests and inspections does not necessitate DSCC approval or notification.

5/ Wider temperature ranges are also acceptable for classes D and G. Class H and K shall be -55°C to +125°C unless otherwise specified in the acquisition document.

3.7 General. The manufacturer of devices, in compliance with this specification, shall have and use production and * test facilities and a verification program adequate to assure successful compliance with the provisions of this specification and the associated device acquisition specification. Adequacy of a device manufacturer to meet the requirements of this specification shall be determined by the Government qualifying activity. The individual item requirements shall be as specified in the associated device acquisition specification and herein. Only devices which meet all the performance requirements of this specification and the associated device acquisition specification and have been adequately verified shall be marked as compliant and delivered. Monolithic microcircuits may be built to the Class K, H, G, E, or D performance requirements of this specification, however, monolithic microcircuits offered in compliance with this specification shall be specified on a Standard Microcircuit Drawing (SMD). Facilities and programs listed on the Qualified Manufacturer's List (QML) may be used for the manufacture of other than compliant devices; however, any use or reference to compliant device marking, Class K, H, G, E, or D certification status or this specification in such a way as to state or imply equivalency (and thereby Government endorsement) in connection with noncompliant devices is prohibited and may be cause for revocation of certification or QML status (or both). Terms, definitions, methods, and symbols are per 6.3. Any military specification or standard referred to in this specification may be replaced by an equivalent commercial standard as determined by the preparing activity.



3.7.1 Implementation of this specification. All devices offered and shipped in compliance with this specification shall meet the performance requirements specified for the applicable device class. The manufacturer shall verify that devices meet the performance requirements of the applicable device class. The manufacturer is responsible for developing a verification program which will meet this requirement. The appendices of this specification give standard methods for verifying that the devices meet the performance requirements (except for Class D). The manufacturer may address the requirements of this specification as written, adapt them to their products, or develop a new methodology. Prior to the manufacturer being certified the actual verification program to be used shall be reviewed and approved by DSCC. Any deletions or changes to the test flow shall also be reviewed and approved by DSCC or the manufacturer's DSCC approved TRB prior to implementation. In this manner a manufacturer may use an alternative method to the method specified in this specification to evaluate their parts if the alternate method verifies the same performance requirement. Furthermore, the manufacturer may eliminate a test or inspection (or decrease the occurrence or sample size of the test or inspection) if it is shown that the test or inspection is not necessary or can be performed less frequently. It is the manufacturer's responsibility to show how their verification program (and any changes to it) meets the requirements of this specification. The manufacturer shall analyze the impact of major changes and their effect on previously approve modifications of test (test optimization). See Table II for clarification.

Option	Definition	Typical Examples	Implementation Procedures	
Meet requirement as written	The manufacturer performs the test or requirement as specified	Self explanatory	The manufacturer implements the test or requirement into internal documentation, verified during certification	
Alternate method to the requirement	The manufacturer assures that the intent of the requirement is met, but does not perform the	 Replacement of a test with SPC or alternate method Historical data analysis shows that the requirement is met 	For <u>TRB companies</u> , alternate method and appropriate justification are approved by the manufacturer's TRB.	
	Test/requirement exactly as written	-Design verification/validation shows that the process is capable of meeting the requirement	For <u>traditional companies,</u> manufacturer proposes the	
		- Requirement does not address new materials, technologies, designs	alternate method and justification to the Qualifying Activity for approval.	
Elimination of the requirement	The manufacturer proves that the test or requirement is either:			
	Non-value added	 Test does not stress the process adequately (e.g., PIND for encapsulated parts) Historical data analysis shows that the test does not induce failures 	Elimination is achieved in the same manner as alternate methods described above	
	The product will not comply with the test or requirement due to technology limitations	 configuration of the product (i.e., size, mass, package, etc.) is incompatible with the test method 	The exception shall be documented in the applicable acquisition document. Product is classified as Class E	
	Application has no need of the requirement	The device will not experience the particular stress in the application	The exception shall be documented in the applicable acquisition document. Product is classified as Class E	

TABLE II. Implementation Summary.

3.7.2 <u>Device acquisition specification</u>. The preferred device acquisition document for devices built in full compliance with this specification is a Standard Microcircuit Drawing (SMD). Monolithic microcircuits built in compliance with this document shall be documented on an approved SMD.

*



3.7.3 <u>Design and Construction</u>. The design and construction of compliant devices shall address the limitations and guidelines of Appendix E.

3.7.3.1 Lead finish. Appendix E provides the general interface requirements for lead finishes.

3.7.4 <u>Workmanship</u>. Devices shall be manufactured, processed, and verified to meet the performance requirements of this specification, and with the production practices, workmanship instructions, inspection and test procedures, and training aids prepared by the manufacturer in fulfillment of the Baseline Process Flow.

3.7.4.1 <u>Rework and repair provisions</u>. All rework and repair operations shall address the limitations and guidelines of Appendix E.

3.7.5 <u>Marking of devices</u>. Marking shall be in accordance with the requirements of this specification or the device procurement specification. The marking shall be legible and complete, and shall meet the resistance to solvents requirements of MIL-STD-883, method 2015. When mechanical or laser marking is performed it shall be clearly visible through those conformal coatings approved for use in MIL-I-46058 (see method 2015 of MIL-STD-883 if contrasting material or ink is used to highlight the trace). Mechanical or laser marked metal surfaces shall meet all applicable microcircuit finishes and shall not degrade the performance requirements of the device. Mechanical or laser marking is used, it shall in no way interfere with the marking required herein, and shall be visibly separated therefrom. The following marking shall be included on each microcircuit unless otherwise specified.

- a. Part or Identifying Number (PIN) (see 3.7.5.1).
- b. Index point (see 3.7.5.2).
- c. Lot identification code or date code (see 3.7.5.3).
- d. Device manufacturer's identification (see 3.7.5.4).
- e. Device manufacturer's designating symbol (see 3.7.5.5).
- f. Country of manufacture (see 3.7.5.6).
- g. Serialization, when applicable (see 3.7.5.7).
- h. Special marking (see 3.7.5.8).
- i. ESD sensitivity identifier (see 3.7.5.8.2).
- j. Certification mark (see 3.7.5.8.3).

Unless otherwise specified, the certification mark, the PIN, the inspection lot identification code, and the ESD identifier shall be located on the top surface of flat packages or dual-in-line configurations and on either the top or the side of cylindrical packages (TO configurations and similar configurations).

3.7.5.1 <u>Part or Identifying Number (PIN)</u>. Each Standard Microcircuit Drawing (SMD) microcircuit shall be marked with the complete PIN, as specified in the SMD. The number sequence for MIL-PRF-38534 is 5962-XXXXZZHYY, where:

5962	-	XXXXX	ZZ	<u> H </u>	<u>Y</u>	<u>Y</u>
Federal stock class designator \	RHA designator 	/ r	Device type no. (see 3.7.5.1.1)	QML device class designator (see 3.7.5.1.2		Lead finish designator see 3.7.5.1.4)



3.7.5.1.1 Device type. The device type shall identify the circuit function as indicated in the SMD.

3.7.5.1.2 <u>Device class designator</u>. This device class designator shall be a single letter identifying the quality level in accordance with the SMD.

3.7.5.1.3 <u>Case outline</u>. The case outline shall be designated by a single letter assigned to each outline within each SMD.

3.7.5.1.4 <u>Lead finish</u>. Lead frame or terminal material and finish shall be as specified (see Appendix E). The lead finish shall be designated by a single letter as follows:

<u>Finish letter</u> <u>Lead finish (see note)</u>

- A hot solder dip
- B tin-lead plate
- C gold plate
- X finishes A, B, or C (see note)
- NOTE: Finish letter "X" shall not be marked on the microcircuit or its packaging. This designation is provided for use in drawings, part lists, purchase orders, or other documentation where lead finishes A, B, and C are all considered acceptable and interchangeable without preference. For Government logistic support, the A lead finish will be acquired and supplied to the end user when the X is included in the PIN for lead finish. If the PIN is not available with the A lead finish, the same PIN will be acquired except with the C or B lead finish designator as determined by availability. Type C terminal material is a fired on metallization used with leadless chip carriers.

3.7.5.2 <u>Index point</u>. The index point, tab, or other marking indicating the starting point for numbering of leads or for mechanical orientation shall be as specified and shall be applied so that it is visible from above when the microcircuit is installed in its normal mounting configuration. The outline of an equilateral triangle (i.e., Δ), which may be used as an electrostatic identifier (see 3.7.5.8.2), may also be used as the pin 1 identifier.

3.7.5.3 Lot identification code (date code). Devices shall be marked by a unique code to identify the week of final seal. The first two numbers in the code shall be the last two digits of the number of the year, the third and fourth numbers shall be two digits indicating the calendar week of the year. When the number of the week is a single digit, it shall be preceded by a zero. Reading from left to right or from top to bottom, the code number shall designate the year and week, in that order (e.g., 8806 equals week 6 of 1988).

3.7.5.4 <u>Manufacturer's identification</u>. Devices shall be marked with the name or trade mark of the manufacturer. The identification of the equipment manufacturer may appear on the device only if the equipment manufacturer is also the device manufacturer.

3.7.5.5 <u>Manufacturer's designating symbol</u>. When space permits, the manufacturer may mark the CAGE code on devices. The manufacturer's designating symbol or CAGE code number shall be as listed on NAVSHIPS 0967-190-4010 or cataloging Handbook H4/H8. The designating symbol shall be used only by the manufacturer to whom it has been assigned and only on those devices manufactured at the manufacturer's plant. In the case of small devices, the manufacturer's designating symbol may be abbreviated by omitting the first "C" in the series of letters.

3.7.5.6 <u>Country of manufacture</u>. The manufacturer shall indicate the country where the device was manufactured (i.e., substrate and element attach, interconnect, seal). At the option of the manufacturer the country of manufacture marking may be omitted from the body of the device but shall be retained on the initial container.

3.7.5.7 <u>Serialization</u>. Serialization allows traceability of electrical tests results (variables data) to an individual device.

3.7.5.7.1 <u>Class K serialization</u>. Prior to the first recorded electrical measurement in screening, each Class K device shall be marked with a unique serial number assigned consecutively. Lot records shall be maintained to provide traceability from the serial number to the specific incoming inspection lots from which the elements originated.



3.7.5.7.2 <u>Class H, G, and D serialization</u>. Serialization of Class H, G, and D devices shall only be required when specified in the device acquisition specification.

3.7.5.8 <u>Special marking</u>. When the size of a package is insufficient to allow marking of special process identifiers on the top surface, the back side of the package may be used for these markings except the ESD identifier shall be marked on the top. Button cap flat packs with less than or equal to 16 leads may have the identifier marked on the ceramic. Back side marking with conductive or resistive ink shall be prohibited on nonconductive surfaces.

3.7.5.8.1 <u>Beryllium oxide package identifier</u>. If a device package contains beryllium oxide, the device shall be marked with this designation: BeO.

NOTE: Packages containing beryllia will not be ground, sandblasted, machined, or have other operations performed on them which will produce beryllia or beryllium dust. Furthermore, beryllium oxide packages will not be placed in acids that will produce fumes containing beryllium.

3.7.5.8.2 <u>Electrostatic discharge (ESD) sensitivity identifier</u>. ESD classification levels are defined as follows when tested in accordance with MIL-STD-883, method 3015.

ESD class <u>designator</u>	Prior designation <u>category</u>	Part <u>marking</u>	Electrostatic <u>voltage</u>
1	А	Δ	0-1,999 V
2	В	$\Delta\Delta$	2,000-3,999 V
3			≥ 4,000 V

D....

*

ESD class marking is not required. However at the manufacturers option devices not yet ESD classified may be marked as class 1 until testing determines the appropriate class. Devices previously classed by test as category A may be marked as class 1. Devices previously classified as category B may be marked as class 2.

3.7.5.8.3 <u>Certification mark</u>. All devices acquired to and meeting the requirements of this specification and the applicable associated device acquisition specification, and which are approved for listing on QML-38534 shall bear a certification mark as shown in Table III.

Acquisition document	Class	Certification Mark
SMD	All	QML or Q for small devices
Non-SMD dated after this document	K	СК
	Н	СН
	G	CG
	ш	CE
	D	CD
Non-SMD dated prior to this document	All	CH or C for small devices

Table III. Certification Mark.

These certification marks or the abbreviations "Q" or "C" shall not be used for any device acquired under contracts or orders which permit or require any changes to this specification except as allowed in 3.7.1. In the event that a lot fails to pass inspection, the manufacturer shall remove or obliterate the certification mark from the sample tested and also from the devices represented by the sample.

3.7.5.9 <u>Marking option for controlled storage of Class H and G</u>. Where devices are subjected to testing and screening in accordance with some portion of the quality assurance requirements and stored in controlled storage areas pending receipt of orders requiring conformance to the same or a different level, the inspection lot identification code shall be placed on the device package along with the other markings specified in 3.7.5 sufficient to assure identification of the material. As an alternative, if the microcircuits are stored together with sufficient data to assure traceability to processing and inspection records, all markings may be applied after completion of all inspection to the specified level.



3.8 <u>Item requirements</u>. The individual item requirements, including temperature range, for devices delivered under this specification shall be documented in the device acquisition specification.

3.8.1 <u>Certification of Conformance</u>. Manufacturers or distributors, who offer compliant devices described by this specification shall provide written certification, signed by the corporate officer who has management responsibility for the production of the devices, the devices are built, tested and handled in accordance with this specification and that they meet or exceed the performance requirements for the applicable class. The responsible corporate official may, by documented authorization, designate other responsible individuals to sign the certificate of conformance, but, the responsibility for conformity to the facts shall rest with the responsible corporate officer.

3.9 <u>Recycled, recovered, or environmentally preferable materials</u>. Recycled, recovered, or environmentally preferable materials should be used to the maximum extent possible provided that the material meets or exceeds the operational and maintenance requirements, and promotes economically advantageous life cycle costs.

4. VERIFICATION.

*

*

4.1 <u>General verification</u>. All items shall meet all requirements of section 3. The manufacturer is responsible for verifying that product delivered to this specification meets the performance requirements as stated in section 3. The absence of any inspection requirements in the specification shall not relieve the contractor of the responsibility of ensuring that all products or supplies submitted to the Government for acceptance comply with all requirements of the contract. Sampling inspection, as part of manufacturing operations, is an acceptable practice to ascertain conformance to requirements, however, this does not authorize submission of known defective material, either indicated or actual, nor does it commit the Government to accept defective material.

4.2 <u>Quality Management Program</u>. Manufacturers of compliant devices to this specification shall have in place or shall implement a quality management program, (see Appendix A). This system will be used to verify that devices meet the applicable Performance Requirements of section 3. This system will be verified by the Qualifying Activity, see paragraph 4.5.

4.3 <u>Baseline process flows</u>. Manufacturers of compliant devices to this specification shall implement a baseline process flow detailing the processes, tests, inspections/monitors, material entry points, and the order in which operations are performed. Appendices C and E provide generic verifications, design, and construction criteria for use in developing these flows. The criteria and verifications identified in Appendices C and E may be modified as specified in paragraph 3.7.1. The baseline flow will be verified by the Qualifying Activity, see paragraph 4.5. The baseline process flow used to QML list a Class G or D manufacturer may be one or more of its product manufacturing flows (e.g., travelers) that are representative of the manufacturer's processes and materials.

4.4 <u>Quality management (QM) plan</u>. The manufacturer's quality management plan reflects the major elements of the quality management program. The QM plan shall be available at, and continually effective in, the manufacturer's plant.

4.4.1 <u>Self-audit program</u>. As part of the QM plan, the manufacturer shall establish an independent self-audit program under the direction of the quality organization to assess the effectiveness of the manufacturer's quality assurance system, and ability to meet specification requirements. The results of these audits shall be available.

4.4.2 <u>Change control procedures</u>. As part of the QM plan, the manufacturer shall have a system which shall include procedures for notification of change that affects form, fit, and function, to all applicable acquiring activities.

4.5 <u>Verifications for QML listing</u>. Manufacturers of devices furnished as compliant to this specification shall obtain a Qualified Manufacturers List (QML) listing from the qualifying activity (DSCC). The qualifying activity (QA) is as defined in 6.3.38. QA approval of the manufacturers quality management program, baseline process flows, and technology capability will result in the manufacturers receiving a QML certification and QML listing. The manufacturing processes and materials portion of the baseline flow (4.3) are listed on the QML. The qualifying activity shall provide procedures to obtain a QML certification and QML listing. This verification will require an on-site visit to the manufacturer's facility.



4.5.1 <u>Verification audit</u>. During the audit, the qualifying activity shall verify the adequacy of the manufacturer's quality management program to achieve at least the same level of quality as could be achieved by complying with Appendix A. The qualifying activity (QA) shall also verify the adequacy of the manufacturer's baselined process flow, assessing those flows' capability to produce product that can meet the generic performance verifications defined in Appendix C. The QA shall also evaluate the manufacturers capability for holding critical processes within established limits at specified points and continuously maintaining this capability during production. Qualifying activity approval of the manufacturer's quality management system and baseline process flow results in certification, and is a mandatory precondition to QML listing. The interval between on-site reaudits shall normally be two years. However, the Qualifying activity will adjust this interval based on the manufacturer's TRB reports or retention reports (as applicable), customer feedback, self-audit, and other indications of the manufacturer's maintenance of the QML system.

4.5.1.1 <u>On-site verification</u>. The manufacturer shall make available to the qualifying activity all data needed to support the quality management program and procedures. Qualifying activity access to manufacturing and testing facilities and operators will be required. For first time qualification, on-site verifications will include all of the following areas: the manufacturer's quality management program, design program, substrate fabrication, assembly and test processes, and facility control. Deficiencies and concerns shall be noted by the audit team and provided during the exit critique.

4.5.1.2 <u>Certification</u>. After verification and upon correction of all deficiencies and concerns, the qualifying activity shall issue a certificate and letter of certification to the manufacturer.

4.5.1.3 <u>Classes E, G, H, and K process flow audits</u>. The qualifying activity shall also verify the adequacy of the manufacturer's baselined process flow, assessing those flows' capability to produce product that can meet the generic performance verifications and criteria as defined in Appendices C and E as applicable.

4.5.1.4 <u>Class D process flow audit</u>. The qualifying activity shall verify that the manufacturer plans the manufacturing of products, and ensures that process control is practiced in accordance with the manufacturer's defined quality management program. The manufacturer's processes and materials will also be compared to the manufacturer's selected baseline process flow (see 4.3) for verification.

4.5.2 <u>Technology capability verification (qualification)</u>. In order to receive a QML listing, manufacturers shall demonstrate the capability of their processes and materials to produce products that meet the appropriate performance requirements. Manufacturers of emerging technologies or advanced technologies shall also perform technology characterization as part of their technology capability verification.

4.5.2.1 <u>Class H and K QML listing</u>. The manufacturer shall demonstrate the capability of products built using their baseline process flow to meet the specified performance requirements with an established reliability safety margin. An established reliability safety margin is shown by testing performed to more stringent stress levels than those specified for screening and Conformance Inspection and Periodic Inspection testing. The safety margin is specified in Appendix C as a qualification test flow. This demonstration shall be performed using data, either historical data or data specifically generated by testing performed to meet the qualification test flow of Appendix C. In order to qualify advanced or emerging technologies the manufacturer may need to modify the qualification test flow of Appendix C.

4.5.2.2 <u>Class G and D QML listing</u>. The manufacturer shall demonstrate the ability of their baseline to produce devices which will meet the performance requirements of the respective class. This demonstration shall consist of data, either historical or specifically generated to demonstrate this capability. This data shall be presented to the qualifying activity. It is the manufacturer's responsibility to provide enough information to demonstrate that their devices are capable of meeting the performance requirements.

4.5.2.3 <u>Class E listing</u>. Class E listing is granted upon qualification to one of the above levels. As class E is based upon one of the above flows, users should carefully evaluate and approve exceptions taken to the H, K, G, or D baselined flow.

5. <u>PACKAGING</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When actual packaging of materiel is to be performed by DoD personnel, these personnel need to contact the responsible packaging activity to ascertain requisite packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Department or Defense Agency, or within the Military Department's System Command. Packaging date retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

*

*



6. <u>NOTES</u>.

6.1 <u>Intended use</u>. Microcircuits conforming to this specification are intended for use for Government microcircuit applications and logistic purposes. For maximum cost effectiveness while maintaining essential quality and reliability requirements, it is recommended that, for initial acquisitions for original equipment complements, the device class appropriate to the need of the application be acquired. For acquisition of spare parts for logistic support, it is recommended that, unless otherwise specified, all devices be acquired to Class H requirements.

6.2 <u>Acquisition requirements</u>. Acquisition documents must specify the following:

- a. Title, number, and date of this specification.
- b. Issue of Department of Defense Index of Specifications and Standards to be cited in the solicitation.
- c. PIN.

*

- d. Title, number, and date of applicable device acquisition specification and identification of the originating design activity.
- e. Device finishes.
- f. Product assurance level (see 1.3).
- g. Change notification (i.e., who to contact).

6.2.1 <u>Optional acquisition data</u>. The following items are optional and are only applicable when specified in the acquisition documents.

- a. Requirements for failure analysis.
- b. Special requirements.
- c. Disposition of samples.
- d. Requirement for qualification or Conformance Inspection (CI) and Periodic Inspection (PI) plan.
- e. Requirements for Resistance of Soldering Heat.

6.3 <u>Terms, definitions, methods, and symbols</u>. For the purposes of this specification, the terms, definitions, methods, and symbols of MIL-STD-883, MIL-STD-750, MIL-HDBK-1331, and those contained herein apply and may be used in applicable device acquisition specifications wherever they are pertinent. The preparing activity will interpret these definitions for use wherever pertinent. To further describe a particular type of device, additional modifiers may be prefixed to the type name.

6.3.1 <u>Acquiring activity</u>. The organizational element of the Government which contracts for articles, supplies, or services may authorize a contractor or subcontractor to be its agent. When this organizational element of the Government has given specific written authorization to a contractor or subcontractor to serve as agent, the agent will not have the authority to grant waivers, deviations, or exceptions to this specification unless specific written authorization to do so has also been given by the Government organization which is the preparing activity, or qualifying activity. In the absence of a specific acquiring activity, the acquiring activity will be an organization within the supplier's company that is independent of the group responsible for device design, process development or screening, or may be an independent organization outside the supplier's company.

6.3.2 <u>Acquisition documents</u>. Acquisition documents consist of the purchase order or contract, SMD, or specifications as applicable. The preferred device acquisition document for compliant devices is the SMD.

6.3.3 Audit checklist. A form listing specific items which are to be audited.



6.3.4 <u>Baseline index of documents</u>. The documents which establish the baseline for a given device manufacturer in satisfying the requirements of certification in accordance with this specification.

6.3.5 <u>Baseline process flow</u>. The manufacturer's baseline process flow is that flow of manufacturing processes, inspection and test processes, and material entry points into the flow that defines the manufacturer's specific technology flow. This flow begins with incoming material, goes through all manufacturing processes including inprocesses monitors, completed device screening, and final acceptance verification of the product. The manufacturing processes and materials portion of the baseline process flow are the portions of the baseline that are listed on the QML. The total baseline flow is certified under QML certification.

6.3.6 <u>Burn-in lot</u>. The burn-in lot is used for purposes of percent defective allowable (PDA) or pattern failure accountability (or both).

6.3.7 <u>Compliant devices</u>. Compliant devices are those that meet, without exception, the performance requirements of this specification, as well as the requirements of the device acquisition specification (e.g., SMD).

6.3.8 <u>Compound bond</u>. A bond placed on top of another bond, wire, ribbon, or other conductor not integral to the substrate.

6.3.9 <u>Cpk</u>. Cpk is a capability index that reflects process centering and variability with respect to specification requirements. The higher the Cpk number, the more capable the process.

6.3.10 <u>Critical control parameters</u>. Critical control parameters are parameters whose variability most affect a design, process, or material.

6.3.11 <u>Customer compliance matrix (CCM)</u>. The CCM documents the relationship between each customer requirement for a specific product, and the method used to assure that customer requirements will be achieved. The CCM will document the correlation between alternative methods used by the manufacturer and the verification methods of Appendix C including any changes, and justification for any changes, made to the design requirements.

6.3.12 <u>Delta (Δ) limits</u>. Delta limits, maximum changes in specified parameter readings which permit device acceptance on specified tests, will be based on comparison of present measurements with specified previous measurements.

NOTE: When expressed as a percentage value, they will be calculated as a proportion of previously measured values.

- * 6.3.13 <u>Design Activity</u>. The organization that specifies the device design parameters, layout, materials of construction, elements, sources, etc.
- * 6.3.14 <u>Design analysis</u>. Design analysis is an evaluation of critical performance parameters and/or design data to determine a design/process/material combination that guarantees compliance to a specific requirement without testing.
- * 6.3.15 <u>Design of experiments (DOE)</u>. DOE is a formal plan for conducting experiments which may be used to make achievement of a specific requirement less sensitive to process/material variability. Typical examples include: Taguchi, Central Composite Design, and factorial designs.
- * 6.3.16 <u>Design robustness</u>. Design robustness is the insensitivity of a design to uncontrollable variation so that it does not significantly affect the product or process once it is in routine operation.
- * 6.3.17 <u>Electrostatic discharge sensitivity (ESDS)</u>. The level of susceptibility of devices to damage by static electricity, found by classification testing, is used as the basis for assigning an ESDS class.
- * 6.3.18 <u>Element</u>. A constituent of a device that contributes directly to its operation (e.g., chip resistor, capacitor, diode, transistor, integrated circuit, surface acoustic wave (SAW), substrate, package, etc., incorporated into a device), is an element of the device.



- * 6.3.19 <u>Film Microcircuit</u>. A microcircuit consisting exclusively of elements which are films formed in-situ upon or within an insulating substrate.
- * 6.3.20 <u>Final seal</u>. After manufacturing operations which complete the enclosure of a device following all allowable rework so that further internal processing cannot be performed, and for the purpose of seal date code identification and conformance inspection (CI) and periodic inspection (PI) testing, the final seal date code is used.
- * 6.3.21 <u>Flip chip bonding</u>: Direct attachment of a bare die face down with the surface of the die being placed in direct contact with the substrate.
- * 6.3.22 <u>Hybrid microcircuit</u>. A microcircuit that contains two or more of a single type or a combination of the following types of elements with at least one of the elements being active.
- * a. Film microcircuit (6.3.20).

*

- * b. Monolithic microcircuit (6.3.32).
- * c. Semiconductor element (6.3.44).
 - d. Passive chip or printed or deposited substrate elements (6.3.37).
- * 6.3.23 <u>Hybrid microcircuit type (device type)</u>. The term "hybrid microcircuit type" (device type) refers to a single specific device configuration. All samples of a hybrid microcircuit type are electrically and functionally interchangeable with each other; have the same electrical and environmental test limits; and use the same package, materials, piece parts, and assembly processes.
- * 6.3.24 Inspection lots. Inspection lots consist of a quantity of devices of a single device type (required for group A) or several different circuit types (allowed for groups B, C3, and D tests only) in a single package type and lead finish submitted at one time for final acceptance. All devices within each inspection lot will be finally sealed in the same period not exceeding 13 weeks.
- * 6.3.25 <u>Inspection lot formation</u>. Inspection lot formation is required if the inspection lot is to be formally accepted by the lot related CI and PI testing of this specification or MIL-STD-883 method 5005. If the in-line process verification testing alternative is used, inspection lot formation is not required.
- * 6.3.26 Integral substrate/package. An integral substrate/package (ISP) element is a unit where the base substrate becomes an integral part of the finished package.
- * 6.3.27 Known good die (KGD). A bare die of the same quality and reliability level as an equivalent packaged die.
- * 6.3.28 <u>Microelectronics</u>. That area of electronic technology associated with or applied to the realization of electronic systems from extremely small electronic parts or elements.
- * 6.3.29 <u>Microcircuit</u>. A small active circuit having a high equivalent circuit element density, which is considered as a single part composed of interconnected elements on one or more substrates to perform an electronic circuit function. (This excludes printed wiring boards, circuit cards assemblies, and modules composed exclusively of discrete electronic parts mounted on a non-ceramic substrate or board.)
- * 6.3.30 <u>Monolithic microcircuit</u>. A microcircuit (active) consisting exclusively of elements formed in-situ or within a single semiconductor substrate with at least one of the elements formed within the substrate.
- * 6.3.31 <u>Multichip module (MCM)</u>. A hybrid microcircuit that contains two or more microcircuits, each having greater than 100,000 junctions.
- * 6.3.32 <u>Noncontinuous production</u>. Noncontinuous production occurs when devices are held by the manufacturer, with no additional assembly work performed, for more than 30 days.



- * 6.3.33 <u>Off-line reliability assessment</u>. Off-line reliability assessment is the use of statistically based methods to monitor reliability data. This data may be used to control future adjustments to the design/process/material.
- * 6.3.34 <u>Package type</u>. Packages which have the same case outline, configuration, materials (including bonding wire and die attach), piece parts (excluding preforms which differ only in size) and assembly processes.
- * 6.3.35 <u>Passive element</u>. Planar resistors, capacitors, inductors and patterned substrates (single and multilayer) and nonplanar chip resistors, capacitors, inductors, and transformers.
- * 6.3.36 <u>Percent defective allowable (PDA)</u>. PDA is the maximum observed percent defective which will permit the lot to be accepted after the specified 100 percent test.
- * 6.3.37 <u>Periodic capability certification</u>. Periodic capability certification is the calibration and certification of equipment and/or process steps for an individual parameter(s) such that it can be used as an alternative method to detection testing.
- * 6.3.38 <u>Production lot</u>. A production lot consists of a device type manufactured from the same basic raw materials on the same production line, processed under the same manufacturing techniques and controls using the same type of equipment. The production lot is formed at or prior to device kit preparation (i.e., release to manufacturing). In addition for Class K devices, all materials will be from the same incoming inspection lot for each element. If necessary, rework requirements may be satisfied with materials from a different incoming inspection lot.
- * 6.3.39 <u>Qualifying activity</u>. The qualifying activity is the organizational element of the Government that grants certification and QML status. For the purpose of this document the Qualifying Activity will be DSCC.
- * 6.3.40 <u>Quality function deployment (QFD)</u>. QFD is a technique for analysis of the interrelationships between different requirements. These interrelationships are evaluated in a decision making matrix developed through concurrent engineering.
- * 6.3.41 <u>Self-audit</u>. The performance of periodic surveys and reviews by the device manufacturer's designated personnel to evaluate compliance to military specifications, customer, and internal requirements and to evaluate the companies overall quality programs.
- * 6.3.42 <u>Semiconductor element</u>. Active semiconductor elements other than microcircuits (e.g. transistors, diodes, SCRs, etc.)
- * 6.3.43 <u>Similar devices</u>. For the purpose of CI and PI, one device type is similar to another when it meets all the following conditions:
 - a. Designed and manufactured identically using the same or fewer fabrication and assembly processes and materials.
 - b. Assembled with the same or fewer active and passive elements.
 - c. Subjected to the same screening except electrical testing.
 - d. Designed to generate the same or fewer functions (magnitude of functional attributes such as voltage, current, duty cycle, frequency, etc. may vary) using the same or less functional circuitry (e.g., a 4-bit A/D converter is similar to a 10-bit A/D converter, but not vice versa).
- * 6.3.44 <u>Standard evaluation circuit (SEC)</u>. An SEC is a test coupon/device that is representative of actual product. The SEC may be actual product or may be specifically designed to evaluate a particular process. The SEC should be processed using the same processes, equipment, and type of material as the product it represents.
- * 6.3.45 <u>Statistical process control (SPC)</u>. SPC utilizes statistical methods to monitor parameters (i.e., process or product) in order to provide early warning of a process fluctuation or shift. Appropriate actions must be taken to maintain a state of statistical control. SPC may be used as a tool to facilitate process improvement.
- * 6.3.46 <u>Tape automated bonding (TAB)</u>. The attachment of a bare die to a very fine pitch lead frame.



- * 6.3.47 <u>Technology capability</u>. Technology reliability and performance limits, normally determined through tests known to reveal failure modes/mechanisms; and through testing of critical characteristics of the technology that are known to impact performance and reliability. Testing performed to more severe test conditions than those used for screening and final acceptance testing of the device, or test-to-failure testing, are examples of testing performed specifically to determine a technology's capability. The data may also be produced through other means for mature technologies, e.g., production test data taken over time, design or product gualification test data accumulated for a specific program or customer, etc.
- * 6.3.48 <u>Wafer lots</u>. Wafer lots consist of microcircuit and semiconductor wafers formed into lots at the start of wafer fabrication for homogeneous processing as a group. Each lot is assigned a unique identifier or code to provide traceability and maintain lot integrity throughout the fabrication process. Wafer lot processing as a homo-geneous group is accomplished by any of the following procedures, providing process schedules and controls are sufficiently maintained to assure identical processing in accordance with process instructions of all wafers in the lot:
 - a. Batch processing of all wafers in the wafer lot through the same machine process steps simultaneously.
 - b. Continuous or sequential processing (wafer by wafer or batch portions of wafer lot) of all wafers through the same machine or process steps.
 - c. Parallel processing of portions of the wafer lot through multiple machines or process stations on the same certified line, provided statistical quality control (SQC) assures and demonstrates correlation between stations and separately processed portions of the wafer lot.

6.4 <u>Destructive tests</u>. All mechanical or environmental tests (other than those listed in 6.5), will be considered destructive initially, but may subsequently be considered nondestructive upon accumulation of sufficient data to indicate that the test is nondestructive. The accumulation of data from five repetitions of the specified tests on the same sample of product, without evidence of cumulative degradation or failure to pass the specified test requirements in any device in the sample, is considered sufficient evidence that the test is nondestructive. Any test specified as a 100 percent screen will be considered nondestructive for the stress level and duration or number of cycles applied as a screen. Unless otherwise specified or subsequently determined to be otherwise, the following MIL-STD-883 tests will be initially classified as destructive.

Internal visual and mechanical (method 2014) <u>1</u>/ Bond strength (method 2011) Solderability (except for lead finish A) Moisture resistance Lead integrity (method 2004) Salt atmosphere SEM inspection for metallization Steady state life test (accelerated) Single Event Upset (SEE) Neutron testing Die shear strength test Total dose radiation hardness test ESDS test Lid torque test Adhesion of lead finish Vibration, variable frequency Internal water vapor test <u>2</u>/ Pin grid package lead pull (method 2028) Dose rate upset

- Notes <u>1</u>/ This inspection is nondestructive when performed at preseal visual. <u>2</u>/ Test samples may be delidded/relidded in accordance with Appendix E making these devices eligible for shipment. The manufacturer will assure that proper precautions for handling, testing, and shipping have been taken by the RGA test laboratory.
- 6.5 <u>Nondestructive tests</u>. Unless otherwise specified, the following tests are classified as nondestructive:

Barometric pressure Steady state life (see note)	Radiography Particle impact noise detection (PIND)
Intermittent life (see note)	Physical dimensions
Hermeticity	Nondestructive bond pull test (method 2023)
External visual	Resistance to solvents
Internal visual (preseal)	Solderability (for lead finish A only)
Burn-in screen (see note)	

NOTE: When the test temperature exceeds the maximum specified junction temperature for the device (including maximum specified for operation or test), these tests are considered destructive unless otherwise specified.



6.6 Subject term (key word) listing.

Class D Class E Class G Class H Class K Hybrid Microcircuit Microcircuit Multichip Module (MCM) Qualified Manufacturers List (QML) Qualification Statistical Process Control (SPC) Technology Review Board (TRB)



QUALITY MANAGEMENT PROGRAM

A.1 SCOPE

*

A.1.1 <u>Scope</u>. This appendix is intended to be used by manufacturers in developing their Quality Management (QM) Program for implementation of verification and preventative techniques to assure product quality and reliability. The quality management program should demonstrate the methods used to assure conformance to the applicable performance requirements, including design, manufacturing, and verification. Compliance with this appendix is not mandatory, however, manufacturers must be able to demonstrate a quality management system that achieves at least the same level of quality as could be achieved by complying with this appendix.

A.1.2 Technology Review Board (TRB) Option. Manufacturers using this option must develop a TRB system and have it approved by the qualifying activity (QA). This option allows a manufacturer to migrate from the conventional design and construction requirements and detection tests (e.g., screening, conformance and periodic inspection, and gualification) of MIL-PRF-38534 to alternative prevention methods with sufficient documentation. Alternative prevention methods include statistical process control (SPC), periodic process capability certification, design analysis, design robustness, off-line reliability assessment, etc. The documentation must show that the alternative methods ensure product compliance to the minimum quality and reliability requirements of this specification without performing the detection tests or adhering to the specific design and construction requirements. Using this specification as a baseline the manufacturer develops a QM program, which encompasses the entire manufacturing line being validated. This line is controlled by the TRB, which can modify, substitute, or delete detection tests as appropriate for the technology or process. Techniques such as statistical process control and design of experiments may be employed to ascertain process capabilities. Once alternative techniques are developed, periodic assessment is required to ensure that the processes continue to meet the required capabilities. The QM program also requires a program of continuous improvement to reduce overall product cost and improve quality and reliability. A customer compliance matrix (CCM) is generated for each product as part of the conversion of customer requirements process, and documents the means by which the end-item performance requirements will be met.

A.1.3 <u>Description of Appendix A</u>. This appendix describes a quality management program to demonstrate and assure that design, manufacture, inspection, and testing of devices are adequate to assure compliance with the applicable performance requirements and quality standards for each device manufactured. This appendix also describes an optional TRB system. When used, the TRB system must be certified by the QA.

* TABLE OF CONTENTS

A.1	SCOPE	18
A.2	APPLICABLE DOCUMENTS	18
A.3	QUALITY SYSTEM REQUIREMENTS	19

A.2 APPLICABLE DOCUMENTS

A.2.1 <u>Government specifications, standards, and handbooks</u>. The following specification and standard form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation (see 6.2).

STANDARD

*

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Methods and Procedures for Microelectronics

 * (Unless otherwise specified copies of military standards are available from the Standardization Documents Order Desk, Building 4D, 700 Robbins Avenue, Philadelphia, PA 19111-5094. Copies of military standards are also available online from the Acquisition Streamlining and Standardization Information System (ASSIST) at <u>http://astimage.daps.dla.mil/online/new/</u>.



* A.2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents that are DOD adopted are those listed in the issue of the DoDISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DoDISS are the issues of the documents cited in the solicitation.

INTERNATIONAL ORGANIZATION FOR STANDARDIZTION (ISO) STANDARDS

- ISO 14644-1 Classification of Air Cleanliness
- ISO 14644-2 Specifications for Testing and Monitoring to prove continued compliance with ISO 14644-1

(Applications for copies of ISO Standards 14644-1 and 14644-2 should be addressed to the Institute of Environmental Sciences and Technology (IEST), 940 East Nortwest Highway, Mount Prospect, IL 60056-3444)

* A.2.3 <u>Order of Precedence</u>. In the event of a conflict between the text of this document and the references cited herein (except for related associated detail specifications, specification sheets, or MS standards), the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 QUALITY SYSTEM REQUIREMENTS

A.3.1 <u>Management Responsibility</u>. Management is responsible to ensure that the Quality System is implemented and successful in fulfilling its goals.

A.3.2 Quality System

*

A.3.2.1 <u>Quality Management (QM) plan</u>. The QM plan should consist of a volume or portfolio, or series of documents which is adequate to assure the quality of the device. This section is a guide in developing these documents. A summary of the manufacturer's approach that makes specific reference to the manufacturer's actual procedures is also a method of documenting the product assurance program plan. The documents authorizing and implementing changes should be maintained. Any difference in treatment of different product lines within a plant should be stated and explained in the QM plan, or separate QM plan's prepared for such different lines. The QM plan should contain, as a minimum, documentation covering the items detailed herein, including all TRB information when applicable.

A.3.2.1.1 <u>Functional block organization chart</u>. This chart should show, in functional block-diagram form, the lines of authority and responsibility (both line and staff) for origination, approval, and implementation of all aspects of the product assurance program. Names of the incumbents are not necessary in this chart.

A.3.2.1.2 <u>Baseline process flowchart</u>. The flow (see 4.3) should identify all major documents pertaining to the inspection of materials, the production processes, the production environments, and production controls which were used. The documents will be identified by name and number. Changes approved thereafter will be treated in accordance with the approved document change control procedures in A.3.5.

A.3.2.1.3 <u>Design guidelines</u>. Design guidelines used to design and/or verify the design of microcircuits intended to be submitted for acceptance inspection (see A.3.4).

A.3.2.1.4 <u>Travelers</u>. Travelers are used to track materials and products during production and testing.

A.3.2.1.5 <u>Baseline Index of Documents</u>. A list of the specification titles, document numbers, and revisions which make up the QML program. This is the baseline the manufacturer is certified to at the certification audit.

A.3.2.1.6 <u>Manufacturer's self-audit</u>. The manufacturer's self-audit program should identify key review areas, their frequency of audit, and the corrective action system to be employed when variations from approved procedures or specification requirements are identified.

A.3.2.2 <u>Design, processing, manufacturing, and testing instructions</u>. The manufacturer should maintain documentation and instructions covering, as a minimum, the areas identified below. Procedures should exist which will control the processes and materials which affect the quality of the devices. The following is a guideline for developing these procedures, it is the manufacturer's responsibility to develop necessary procedures to adequately



control the quality of their devices. These areas will normally be addressed by the manufacturer's standard drawings, specifications, process instructions, and other established manufacturing practices.

- * a. Quality control operations (A.3.2)
- b. Material handling (A.3.2.3)

*

*

*

- * c. Design, processing, rework, tool and materials standards, and instructions (A.3.2.3)
- * d. Conversion of customer requirements into manufacturer's internal instructions (A.3.3)
- * e. Change control of design, process, and documentation (A.3.5)
- * f. Inspection of incoming materials, applicable utilities, and work in-process (A.3.6)
 - g. Incoming, in-process, and outgoing inventory control (A.3.6.2)
- * h. Performance verification operations (A.3.10.3)
 - i. Tool, gauge, and test equipment maintenance and calibration (A.3.11)
 - j. Failure and defect analysis and data feedback (A.3.13)
 - k. Corrective action and evaluation (A.3.14)
- * I. Control of non-conforming materials (A.3.14)
 - m. ESD handling control program (A.3.15)
 - n. Cleanliness and atmosphere control in work areas (A.3.15)
 - o. Personnel training and testing (A.3.18)
 - p. Packaging

A.3.2.3 <u>Design, processing, manufacturing equipment, and materials instructions</u>. Procedures should address device design, processing, manufacturing equipment, and materials described in drawings, standards, specifications, or other appropriate media covering the requirements and tolerances for all aspects of design and manufacturing including equipment test and prove-in, materials acquisition and handling, design verification testing and processing steps. As a minimum, detailed instructions should exist for the following items, and be adequate to assure that quantitative controls are exercised, that tolerances or limits of control are sufficiently tight to assure a reproducible high quality product, and that process and inspection records reflect the results actually achieved:

- a. Incoming materials control (substrates, packages, active and passive chips or elements, wire, water purification, etc.).
- b. Substrate fabrication operations.
- c. Die, element, or substrate attachment.
- d. Interconnect (e.g., wire bonding).
- e. Rework.
- f. Sealing.

A.3.2.4 <u>Quality improvement program</u>. The manufacturer should develop and implement a program for continuous quality and reliability improvement of processes, including corrective and preventative action.



A.3.2.5 Quality Management (QM) Program (TRB option).

A.3.2.5.1 <u>General</u>. A QM program should be developed and implemented by the manufacturer, documented in the QM Plan, and controlled by the TRB. The QM program should ensure and demonstrate compliance to the minimum performance requirements of this specification and outline a program for continuous improvement. A device manufactured under this option should, as a minimum, be equivalent in form, fit, function, quality, and reliability to a device manufactured in accordance with Appendix C.

A.3.2.5.2 <u>Implementation</u>. Appendix A should be used as a baseline for the QM program. From that baseline, this option may be implemented incrementally by process, or by product line. After satisfying the minimum requirements for validation, a manufacturer may implement alternative methods for addressing the requirements contained in the baselined (Appendix C) flow while performing detection testing in accordance with Appendix C on the remainder of the processes. The minimum requirements for the QM program which should be reviewed during validation are as follows:

- a. A Technology Review Board.
- b. A quality management plan.
- c. Process/material confirmation and capability achievement procedures including technology qualification test flows.

A.3.2.5.3 <u>Technology review board (TRB)</u>. The manufacturer should establish a technology review board and develop the necessary procedures to govern its operation. The manufacturer will be responsible for ensuring that the actions of the TRB result in products that meet all customer and performance requirements. As a minimum, these operating procedures should address the following:

- a. Record retention.
- b. Minimum organizational membership.
- c. TRB charter.
- d. Responsibilities.
- e. System for recovery of data used in TRB decisions.
- f. TRB meeting structure.
- g. Decision making/approval procedures.
- h. Distribution of TRB minutes.

A.3.2.5.3.1 <u>TRB organizational structure</u>. The following functions, as a minimum, should be represented on the manufacturer's TRB: design, material procurement, assembly, test, reliability, and quality assurance. Other personnel with decision making responsibilities affecting the product, its processes, or its production facility should participate as required. The manufacturer should identify those organizations that must be represented on the TRB. A responsible technical representative within each of these organizations should be identified to the qualifying activity.

A.3.2.5.3.2 <u>TRB responsibilities</u>. The TRB should oversee the manufacturer's qualified line, including the processes and materials that continue to be controlled under Appendix C. The TRB should be responsible for the following:

- a. Developing, monitoring, maintaining and controlling the QM program and QM plan, and all supporting documents and data.
- b. Managing QM plan implementation.
- c. Monitoring and controlling the self audit program.
- d. Managing and maintaining the quality improvement programs.
- e. Overseeing the process/material confirmation and change control activities.



- f. Overseeing the initial process/materials certification/qualification and subsequent maintenance thereof.
- g. Reviewing and analyzing data (e.g., Cpk data, defect data, rate of assembly failures, rate of failure returns, and failure analysis results) and taking appropriate action to improve processes. When performance or reliability of shipped microcircuits is called into question, the TRB should provide quick evaluation, appropriate corrective action, and prompt notification of the problem to the qualifying activity.
- h. Maintaining records of conditions found and actions taken.
- i. Reporting status of the QM program to the qualifying activity.
- j. Approving alternative methods that modify, substitute, or delete existing methods (e.g., inspection, testing, screening, CI and PI, or design/construction procedures of this specification).

A.3.2.5.4 <u>Alternative method correlation, confirmation, and implementation procedures</u>. This is the approach by which inspection/testing/screening/CI and PI or design/construction requirements within this specification should be modified, substituted, or deleted. The manufacturer should develop methods for confirmation and maintenance of process and material capability and for verification of design capability under this option. Test methods and design/construction requirements of this specification are intended to address worst case application environments for military product. Any alternate method used in lieu of testing, screening, or design/construction requirements should be approved by the manufacturer's TRB and should document the specific areas of correlation between the alternative method and the specification requirement it replaces (i.e., how it meets the specific application environments of this specification) or if the requirement does not apply to a particular technology (see 3.7.1). Alternative methods may be used by non-TRB companies with Qualifying Activity approval.

A.3.2.5.4.1 Correlation, confirmation, and implementation. The following is a typical flow.

- a. Identify candidate requirements of this specification for alternative method.
- b. Using data, identify any correlations between the candidate requirement and potential alternative method(s).
- c. Where correlations exist, develop and document alternative method(s).
- d. Accumulate data off-line to confirm the capability of the alternative method(s) to assure meeting the requirement.
- e. Submit alternative method(s) for TRB approval.
- f. Implement the alternative method(s) as directed by the TRB.
- NOTE: If an alternative method is determined to no longer assure meeting the requirements of this specification, the product should be inspected/screened/tested in accordance with the previous TRB approved baseline, until the required capability is achieved.

A.3.2.5.4.2 <u>Alternative methods</u>. For each candidate process under this option, the manufacturer should specify and implement alternative methods that should be used to maintain each process/material capability such that it continues to meet the minimum performance requirements of this specification. Examples of alternative methods are design analysis, DOE, off-line reliability assessment, periodic capability certification, SPC, embedded machine controls, manufacturer derived test methods, automated methods with feedback controls, etc.

A.3.2.5.4.2.1 <u>Standard evaluation circuits</u>. A manufacturer may utilize SEC's to evaluate the capability of alternative methods and monitor product performance. The SEC design should be approved by the TRB and controlled through the manufacturer's documentation system. SEC documentation should include construction, dimensions, intended application (i.e., the processes it evaluates), and minimum acceptable limits (e.g., mechanical or electrical values).



A.3.2.5.4.2.2 <u>Periodic assessment of alternative methods</u>. Alternative methods should be periodically assessed, as necessary (determined and documented by the TRB), to assure their continued effectiveness. This periodic assessment is a tool for the TRB to aid in monitoring and maintaining product quality. Methods for periodic assessment may include stress-to-failure tests, failure mode analysis, analytic prediction modeling, etc. If an alternative method is determined to no longer meet the initial requirement (i.e., Appendix C), the manufacturer should implement the appropriate previous TRB-approved baselined inspection/screening/testing/step.

A.3.2.5.5 <u>TRB Records</u>. Records of the TRB's membership, deliberations, and decisions should be maintained; dissenting opinions should be recorded. As a minimum, TRB minutes and associated data should be maintained for 5 years.

A.3.3 <u>Conversion of customer requirements</u>. The manufacturer should develop a system by which customer requirements and all requirements of this specification are converted into working instructions. The results of this review, including alternate methods, shall be documented and made available to the customer upon request. As part of the conversion of customer requirements process for TRB companies the manufacturer should generate a CCM for each product that documents the means by which the end-item quality, reliability, and customer/specification requirements should be met and the next level assembly environment should be considered. Required process capabilities and specific internal documents used by the manufacturer to control, monitor, or assess processes and materials should be specified in the CCM. The CCM should be approved by the TRB and/or procuring activity when specified by contract. The CCM should be kept current.

A.3.4 <u>Design requirements</u>. The manufacturer should develop an approach for device design when applicable. The design approach should include the following:

- a. Design guidelines/handbook. The design guidelines should define the manufacturer's qualified processes and materials as they relate to the design including the interactions between the application environment and affected materials/processes. Any design requirement not in accordance with this specification should be recorded. These guidelines should form the basis for all designs to be manufactured under the QM program.
- b. Design models/procedures for worst case temperature and electrical extremes.
- c. Rules check procedures, covering the following areas, as applicable:
 - 1. Design rules check (DRC) geometric and physical.
 - 2. Electrical rules check (ERC) shorts and connectivity.
 - 3. Reliability rules Electromigration and current density, IR drops, latchup, single event upset (SEU), hot electrons, ESD, burnout, or backgating, as applicable.
 - 4. RHA rules applicable radiation environments.
- d. Thermal design verification procedures.
- e. Reliability design verification procedures. Worst case circuit design.
- f. Package design performance verification procedures.
- g. Feedback loop from design/material/process development activities into design guidelines.
- h. Next level assembly environment (e.g. hand solder device or wave solder device to the next level assembly).

A.3.4.1 <u>Changes in design, materials, or processing</u>. Records should document the change, the date the change is made, traceability of the first change through processing and testing, and justification for the change.

A.3.5 <u>Change control</u>. Procedures should address the methods and procedures for implementation and control of changes in device design, processing, and documentation; and for making change information available when applicable. This includes changes made for cost reduction and continuous improvement. The manufacturer should assure that the correct revisions of all documents are available to the appropriate people.

*



A.3.5.1 <u>Configuration control</u>. Changes are categorized into three classifications.

<u>Class</u>	Description		
I	Major changes		
II	Minor changes		
111	Editorial changes		

All changes in design, substitution of materials or processes, or modifications to baselined documentation (i.e., all class I, II, and III changes) for any hybrid microcircuit should be processed in accordance with established change control procedures.

- a. Class I: Class I changes are those changes that may affect the performance, quality, reliability, radiation (when specified), or interchangeability of the product (see Table E-1 of Appendix E for representative examples of major changes). Acquiring activity approval is required if specified by contract.
 - b. Class II changes are all changes except class I and class III changes (e.g., conformance to the military specification revision, vendor metallization mask change, package height change within the envelope tolerances of the detail drawing, etc.). Control procedures, records, and rationale for the changes should be kept available for review.
 - c. Class III: Class III, editorial changes, are those changes to documentation necessary to ensure the understanding and execution of the affected document (e.g., format changes, spelling, word identity, etc.). Change documentation history for class III type changes should be kept available for on-site review.

A.3.6 Control and acceptance of incoming materials.

*

*

*

A.3.6.1 <u>Supplier control program</u>. The capability of supplied material may be validated through a supplier certification system. This system selects and monitors suppliers in order to guarantee that the supplied material should meet and maintain required capability levels (e.g., Cpk, ppm, etc.). Supplier certification is granted based on consistent proof that their product conforms to the specification requirements, through implementation of SPC and quality control systems analogous to those herein. Conventional element evaluation is not required when the elements are purchased from certified suppliers. Material may be procured from vendors who are not certified; such material should be evaluated in accordance with Appendix C of this specification or alternative methods approved by the TRB or the QA. The following are the minimum documentation requirements for each supplier controlled under this program:

- A description of the vendor quality assurance plan with status update reports as required by the TRB or QA.
- b. A description of the procedure used by the vendor for notification of changes in materials or processes.
- c. A quality assurance procedure that can be performed by either the vendor or the manufacturer, or a combination of the two.

A.3.6.2 <u>Incoming, in-process, and outgoing inventory control</u>. Procedures should address methods and procedures which are used to control storage and handling of incoming materials, work in-process, and warehoused and outgoing product in order to achieve such factors as age control of limited-life materials; and prevent inadvertent mixing of conforming and nonconforming materials, work, or finished product. Each area should maintain identity of work in process.

A.3.7 <u>Customer Supplied Material</u>. A system should be in place to track and control all customer supplied material.



A.3.8 Traceability

A.3.8.1 <u>Material and element traceability</u>. Traceability will be such that for each device, all adhesives and coatings will be traceable to a material production lot, inspection lot, or other specified grouping. All elements and materials used will be traceable to their incoming inspection lots. For Class K, records will be maintained to provide traceability from the device serial number to the specific wafer lot from which each semiconductor and microcircuit element originated.

A.3.8.2 <u>Process/test traceability</u>. Each device, or each group of devices which have been fabricated as a common batch, will be identifiable through means of production travelers or similar documentation such that the complete manufacturing history, including rework, will be recorded. The records should include, as a minimum, the performance date of all identified production process steps, the specification, number of production process steps, and the identification of the operator performing the process steps. The records will be retained per A.3.16.

A.3.8.3 Production lot traceability. The manufacturer will maintain production lot traceability.

A.3.8.4 <u>Production lot identification</u>. Records should identify when each production or inspection lot was processed through each area. These records should identify, for each production or performance verification lot (as applicable) of finished product, test/inspections performed and results, device serial numbers, date of completion, lot identification, device acquisition specification, lot disposition, and the number of devices at seal, shipped and stocked.

A.3.9 <u>Process control</u>. The manufacturer should define all processes and methods used to assure the capability and consistency of the processes. As a minimum all critical process parameters should be defined. The manufacturer should define process monitors as appropriate.

A.3.9.1 <u>Process and materials controls</u>. Records should cover the implementation of tools such as control charts (e.g., X and R charts) or other means of indication of the degree of control achieved at the points in the material, utility, and assembly process flow documented in the manufacturing instructions. Records should also indicate the action taken when each out-of-control condition is observed, and the disposition of product processed during the period of out-of-control operation.

A.3.10 Inspection and testing

A.3.10.1 <u>Inspection operations</u>. Procedures should address inspection operations specifying type of inspection, sampling and test procedures, acceptance and rejection criteria, and frequency of use.

A.3.10.2 <u>Quality control operations</u>. Procedures should address quality control operations specifying the type, procedures, rating criteria, action criteria, records, and frequency of use.

A.3.10.3 <u>Performance verification operations</u>. Procedures should address performance verification operations specifying the type, procedures, equipment, judgment, and action criteria, records, and frequency of use.

A.3.10.4 <u>Inspection operations</u>. Records of inspection operations should cover the tests or inspections made, the materials group (lot, batch, etc.) inspected, the controlling documentation, the date of completion of inspection, the amount of material tested, and acceptance, rejection, or other final disposition of the material.

A.3.11 <u>Tool and test equipment maintenance and calibration</u>. Procedures should address the maintenance and calibration procedures, and the frequency of scheduled actions, for tools, gauges, and test equipment in accordance with the requirements of ANSI Z540-1 or equivalent. For electrical test see MIL-STD-883 electrical test equipment accuracy requirements.

A.3.11.1 <u>Equipment calibrations</u>. Records should cover the scheduled calibration intervals for each equipment item, the dates of completion of actual calibration, identification of the group performing the calibration, and certification of the compliance of the equipment with documented requirements after calibration, in accordance with ANSI Z540-1 or equivalent.



A.3.12 Examples of assembly and verification travelers. Screening and Conformance Inspection verification travelers should be maintained on a current basis. When in-line inspections replace end-of-line verifications (i.e., alternate group A or B) the traveler should include evidence of required inspections. The traveler should include information necessary to adequately detail the steps utilized in the production and testing of the devices, including all manufacturer imposed tests. As a guide, the following information should be available:

- a. Name or title of operation and specification number of each process or test.
- b. Identify PIN, date code, and manufacturer internal lot identification number.
- c. Date of test and operator identification.
- d. Calibration control number or equipment identification of all major equipment components used for test.
- e. Quantity tested and rejected for each process or test and actual quantity tested if sampled.
- f. Serial numbers of passing and failing devices when applicable.
- g. Time in and out of process or test if critical to process or test results (i.e., burn-in and 96-hour window).
- h. Specific major conditions of test that are verifiable by operator including times, temperature, rpm, etc.
- i. The percent defective calculated and the pattern failure analysis for burn-in.
- j. Burn-in or life test board serial number or test circuit identification number and revision.
- k. All required variables data except for electrical tests (use attachments if applicable).
- I. For electrical tests, test program number and revision, and identify when variables data is required.

A.3.13 <u>Failure and defect analysis and data feedback</u>. Procedures should address methods for identification, handling, analysis, and disposition of failed or defective devices.

*

A.3.13.1 <u>Procedure in case of test equipment failure or operator error</u>. Whenever a device is believed to have failed as a result of faulty test equipment or operator error, the failure will be entered in the test record which will be retained for review along with a complete explanation verifying why the failure is believed to be invalid.

NOTE: ESD failures will be counted as rejects and not attributed to equipment or operator error for screening, group A and end-point electrical tests of screening, CI and PI, and Qualification and MIL-STD-883, method 5005.

A.3.13.1.1 <u>Procedure for sample tests</u>. When it has been established that a failure is due to test equipment failure or operator error and it has been established that the sample device has been damaged or degraded, a replacement device from the same inspection lot may be added to the sample. The replacement device will be subjected to all those tests to which the discarded device was subjected prior to its failure and to any remaining specified tests to which the discarded device was not subjected prior to its failure. The manufacturer, at his own risk, has the option of replacing the failed device and continuing with the tests before the validity of the test equipment failure or operator error has been established.

A.3.13.1.2 <u>Procedure for screening tests</u>. When it has been established that a lot failure during screening test is due to operator or equipment error and it has been established that the remaining product has not been damaged or degraded, the lot or surviving portion of the lot, as the case may be, may be resubmitted to the corrected screening test in which the error occurred. Failures verified as having been caused by test equipment failure or operator error will not be counted in the PDA calculation (when applicable).

A.3.13.2 <u>Failure and corrective action reports</u>. When the procedures of A.3.13.1.1 and A.3.13.1.2 are used in continuing sample tests or resubmitting lots for screening tests, the manufacturer will document the results of his failure investigations and corrective actions.



A.3.14 <u>Failure analysis and corrective action program</u>. The manufacturer should develop the procedures for testing, analyzing, and taking corrective actions on failed parts from all stages of manufacturing, including field returns. The program should include the specific steps to be followed in order to correct any process that is out of control. The manufacturer should also develop procedures for corrective actions to nonconformities other than failed parts.

A.3.14.1 <u>Reports and analyses of defective devices and failures</u>. Records of defective devices should cover the source from which each device was received, the test or operation during which failure occurred or defects were observed, and prior testing or screening history of the device, the date of receipt, and the disposition of the device. Records of failure and defect analyses should cover the nature of the reported failure or defect (failure or defect mode), verification of the failure or defect, the nature of any device discrepancies which were found during analysis (failure or defect mechanism), assignment of the failure- activating cause if possible, the date of completion of the analysis, identification of the group performing the analysis, disposition of the device after analysis, and the distribution of the record. The record should also address the relationship of observed failure or defect modes in related lots or devices and, where applicable, corrective action taken as a result of the findings.

A.3.15 Atmospheric control and handling

A.3.15.1 <u>ESD handling control program</u>. Procedures should address the ESD handling control program documentation. This includes methods, equipment and materials, training, packaging, handling, and procedures for handling ESD sensitive devices.

* A.3.15.2 <u>Cleanliness and atmosphere control in work areas</u>. Procedures should address instructions for cleanliness and atmosphere control in each work area in which unsealed devices, or parts thereof, are processed or assembled. Controlled work areas should be established in accordance with ISO 14644-1 or commercial equivalent. Airborne particulate class limits shall be as defined by ISO 14644-1. A method for class verification and reverification shall be documented and implemented. ISO 14644-2 may be used for a guide. Action and absolute control limits (at which point work stops until corrective action is completed) based on historical data and criticalness of the process in each particular area should be established. A method for the identification and control of foreign material, equivalent to or better than the foreign material control program described in MIL-STD-883 method 2017, should be employed.

A.3.16 Control of quality records

*

A.3.16.1 <u>Records to be maintained</u>. Records should be maintained which will adequately describe the processes, materials, and inspections which affect the quality of the device for appropriate amounts of time such that quality concerns and customers are properly supported (ie MIL-STD-883 Method 5011 test records, Group C, QML, package evaluation testing and alternate methods). The records pertaining to production processes, incoming and in-process inspections should be retained for a minimum of 3 years (7 years for Class K) and those pertaining to performance verification retained for a minimum of 5 years (7 years for Class K) after performance of the inspections. Records pertaining to alternate methods, Group C testing, QML, package evaluation, and 5011 testing shall be retained for 5 years (7 years for Class K) after the process or materials affected have been removed from the qualified flow.

A.3.16.1.1 <u>Computerized records</u>. Computerized records are optional provided they clearly and objectively indicate that all requirements of MIL-PRF-38534 have been met. The computerized records for traceability, screening and conformance inspection should be readily accessible and available to Government personnel for review and an appropriate electronic or hard copy provided to the qualifying activity as required. Computerized records, when used, should be maintained with controls sufficient to easily provide the necessary information and traceability, including identification of inputter and time of input. The integrity of the system and the data should be maintained.

A.3.16.2 <u>Altered records</u>. Altered records should identify all information necessary to maintain proper traceability and the integrity of the original data and justification for the change.

A.3.17 Internal quality audits

A.3.17.1 <u>Self-audit requirements</u>. The manufacturer should have a self-audit program which assists in determining what areas need improvement. The self-audit program should be approved, monitored, and controlled by the manufacturer's TRB, when applicable.



A.3.17.1.1 <u>Self-audit representatives</u>. The designated auditors should be independent from the area being audited. If the use of an independent auditor is not practical, then as a minimum another individual should be assigned to participate in the audit or review the results with the auditor from the area. The auditors should be trained in the area to be audited, in the applicable military specification requirement, and provided with an appropriate checklist for annotating deficiencies. Prior to the audit, the assigned auditor should review the previous audit checklist and deficiencies to assure corrective actions have been implemented and are sufficient to correct the deficiencies.

*

A.3.17.1.2 <u>Audit deficiencies</u>. All audit deficiencies should be documented on the appropriate checklist and a copy submitted to the department head for corrective action. All corrective actions should be agreed to by the quality organization or review board.

A.3.17.1.3 <u>Audit follow-up</u>. All audit reports should be filed and maintained. A procedure should be established to follow up on all audit deficiencies to assure that the corrective actions have been implemented in a timely manner. The system (e.g., management review) should also review the acceptability and timeliness of all corrective actions and determine if any deficiencies have repeated since the last required self-audit. If any deficiencies have occurred two or more times in the predetermined time period, additional corrective actions should be taken to assure immediate correction of the problem including notification of applicable organizations.

A.3.17.1.4 <u>Audit schedules</u>. The original audit frequency is established by the manufacturer normally not to exceed 1 year for each area.

A.3.17.1.5 <u>Self-audit report</u>. The manufacturer keeps the self-audit report on file for the established amount of time prescribed by the manufacturer's record retention requirements, and makes the self-audit report, deficiencies, and corrective actions taken available for review by the qualifying activity.

A.3.17.1.6 <u>Self-audit areas</u>. The self-audit should be performed on all areas which directly affect the quality of the device.

A.3.17.1.7 <u>Self-audit checklist</u>. The audit checklist should be approved and maintained under document control. The checklist is intended to assure that the quality assurance system is adequate and followed by all personnel in each area.

A.3.18 <u>Personnel training and testing</u>. The procedures should address the training and testing practices employed to establish, evaluate, and maintain the skills of personnel engaged in reliability critical work including the form, content, and frequency of use.

A.3.18.1 <u>Personnel training and testing</u>. Records should cover the nature of training or testing given (e.g., when it was given, how long it lasted, and who was trained and tested). An effective training program should address various types of training (formal, on-the-job etc.) identification of critical areas, evaluation and re-evaluation, and the use of trained personnel.



This appendix has been combined with the previous appendix. The appendix letter will be held for future use.



GENERIC PERFORMANCE VERIFICATIONS FOR HYBRID AND MULTICHIP MODULE TECHNOLOGIES

C.1 SCOPE

- * C.1.1 <u>Scope</u>. This appendix is intended to be used by manufacturers in developing their baseline flow of processes, tests, and inspections. This appendix provides an acceptable standard which may be used to verify the performance requirements of compliant devices. Compliance with this appendix is not mandatory, however, manufacturers must be able to demonstrate a test and inspection system that achieves at least the same level of quality as could be achieved by complying with this appendix. These standards may be used as is, or as modified in accordance with 3.7.1. The test flow presented in this appendix may not be appropriate for all technologies. For these types of devices this appendix should be used as a starting point in developing an appropriate test flow. Manufacturers should consider alternate methods for other than traditional chip and wire devices. This appendix is adapted from Options 1 and 2 of MIL-H-38534B.
- * C.1.2 <u>Description of Appendix C</u>. This appendix contains the standard testing and inspection approach to verifying the performance requirements of this specification. This approach is a five-step approach consisting of an element evaluation program, a process control program, a screening program, a Conformance and Periodic Inspection program, and a qualification program.

TABLE OF CONTENTS

C.1	SCOPE	30
C.2	APPLICABLE DOCUMENTS	31
C.3	ELEMENT EVALUATION	31
C.4	PROCESS CONTROL	41
C.5	DEVICE SCREENING	43
C.6	CONFORMANCE INSPECTION AND PERIODIC INSPECTION	48
C.7	QUALIFICATION	57



C.2 APPLICABLE DOCUMENTS

C.2.1 <u>Government specifications, standards, and handbooks</u>. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issue of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation (see 6.2).

SPECIFICATIONS

*

*

DEPARTMENT OF DEFENSE

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-202 - Test Methods for Electronic and Electrical Component Parts.

MIL-STD-750 - Test Methods for Semiconductor Devices.

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Unless otherwise specified copies of military standards are available from the Standardization Documents Order Desk, Building 4D, 700 Robbins Avenue, Philadelphia, PA 19111-5094. Copies of military standards are also available online from the Acquisition Streamlining and Standardization Information System (ASSIST) at http://astimage.daps.dla.mil/online/new/.

C.3 ELEMENT EVALUATION

C.3.1 <u>Description of element evaluation</u>. Element evaluation is used to verify that procured materials and devices meet their specified characteristics and are adequate to perform as intended under the conditions experienced in the application. Element characteristics required to assure device performance and assembly process capability shall be identified. These evaluations should be completed on all materials prior to their use in production devices (see Table C-I). These evaluations may be modified by the manufacturer based on:

- a. Element quality and reliability history.
- b. Device quality and reliability history.
- c. Supplier history.
- d Supplier/manufacturer relationship.
- e. Possible impact of element evaluation failure after assembly.
- Note: When approved by the acquiring activity, elements may be assembled into the device prior to final element lot acceptance. However, the hybrid manufacturer will have a system, approved by the qualifying activity, to maintain traceability of all such elements for purposes of recall. This system should be employed only when a work stoppage situation is encountered or when a lengthy test is required. Element evaluation will be successfully completed prior to device shipment.



C.3.2 General.

C.3.2.1 <u>Sequence of testing</u>. Subgroups within a group (table) of tests may be performed in any sequence, but individual tests within a subgroup will be performed in the sequence indicated.

C.3.2.2 <u>Sample selection</u>. Samples will be randomly drawn from inspection lots or in-line production samples as applicable. The sample size columns in the evaluation tables give minimum quantities to be evaluated with applicable accept number enclosed in parentheses.

C.3.2.3 <u>Class requirements</u>. Class K and Class H element evaluation requirements are identified by X's in the appropriate column locations of evaluation tables.

C.3.2.4 <u>Location of element evaluation</u>. Element evaluation may be performed at the element supplier facility (or other facility approved by the device manufacturer) or at the device manufacturing facility.

C.3.2.5 <u>Characteristics</u>. Characteristics to be verified will be those necessary for compatibility with the element acquisition documents and assembly procedures and at least those which cannot be verified after assembly, but could cause functional failure.

C.3.2.6 <u>Protection from electrostatic discharge</u>. Suitable handling precautions and grounding procedures will be taken to protect ESDS elements from accidental damage.

C.3.2.7 <u>Electrical test specifications</u>. Electrical test parameters, values, limits (including deltas when applicable), and conditions will be specified in the element acquisition documents.

Element	Paragraph	Table or MIL-STD-883 method
Microcircuit and semiconductor dice	C.3.3	Table C-II
Passive Elements	C.3.4	Table C-III
Saw Elements	C.3.5	Table C-IV
Alternate evaluation	C.3.6	N/A
Substrates	C.3.7	Table C-V
Packages	C.3.8	Table C-VI
Integral Substrate/Package	C.3.9	Table C-VII
Adhesives	C.3.10	Method 5011

TABLE C-I. Element evaluation summary.

*

C.3.3 <u>Microcircuit and semiconductor dice</u>. Microcircuit and semiconductor dice from each wafer lot will be evaluated in accordance with Table C-II and C.3.3.1 through C.3.3.6.1. For Class H devices, element evaluation testing is not required for JANHC or JANKC discrete semiconductor MIL-PRF-19500 qualified die or for MIL-PRF-38535 Class Q or V qualified die. For Class K devices, element evaluation is not required for JANKC discrete semiconductor MIL-PRF-19500 qualified die.

C.3.3.1 <u>Subgroup 1, 100 percent electrical test of dice</u>. Each die will be electrically tested, which may be done at the wafer level provided all failures are identified and removed from the lot when the dice are separated from the wafer. When wafer/die level testing requirements are not specified in the procurement documents the manufacturer/die supplier will choose the parameters, conditions, and limits to assure compliance with the electrical characteristics.

C.3.3.2 <u>Subgroup 2, 100 percent visual inspection of dice</u>. Each die will be visually inspected to assure conformance with the applicable die related requirements of MIL-STD-883, method 2010; MIL-STD-750, methods 2072 and 2073; and the element acquisition documents.



C.3.3.3 <u>Sample evaluation of assembled dice</u>.

C.3.3.3.1 <u>Test samples</u>. A sample of dice from each wafer lot will be evaluated in accordance with Table C-II, subgroups 3 through 6 as applicable, and C.3.3.3.2 through C.3.3.6.1.

C.3.3.3.2 <u>Test sample preparation</u>. Test samples may be assembled such that similar assembly methods and conditions the element will see during normal production assembly will be simulated. Electrical probe testing may be performed in lieu of assembly.

C.3.3.4 Subgroups 3 and 4.

C.3.3.4.1 <u>Sample size</u>. The Class K sample will consist of 3 die from each wafer and a total of at least 10 die from each wafer lot. The Class H sample will consist of at least 10 die from each wafer lot.

C.3.3.4.2 <u>Internal visual</u>. Each sample will be visually inspected to assure conformance with the applicable requirements of MIL-STD-883, method 2010; MIL-STD-750, methods 2072 and 2073; and the element acquisition documents.

C.3.3.4.3 <u>Electrical test</u>. For interim, post burn-in, and final electrical tests, the minimum requirements for microcircuits and semiconductor dice will include static tests at each of the following:

a. + 25°C.

- b. Maximum rated operating temperature.
- c. Minimum rated operating temperature.
- NOTE: Final electrical tests satisfy end point electrical test requirements specified in preceding test methods and need not be repeated.

C.3.3.5 Subgroup 5.

C.3.3.5.1 Sample size. From each wafer lot, a sample of at least 5 die requiring 10 bond wires minimum will be selected.

C.3.3.5.2 Wire bond strength testing. For wire bond strength testing:

- a. A minimum of 10 wires consisting of die-to-package, die-to-die, or die-to-substrate bonds will be destructively pull tested. An equal number of bonds will be tested on each sample die.
- b. For beam lead and flip-chips, five devices shall be tested.
- c. The element metallization shall be acceptable if no failure occurs. If only one wire bond fails, a second sample shall be selected in accordance with C.3.3.5.1 and subjected to subgroup 5 evaluation. If the second sample contains no failures, the bonding test results are acceptable and the lot of dice is acceptable. If the second sample contains one or more failures, or if more than one failure occurs in the first sample, the lot of dice shall be rejected.
- d. The rejected wafer lot may be resubmitted to subgroup 5 evaluation if the failure was not due to defective die metallization.

C.3.3.6 Subgroup 6, scanning electron microscope (SEM).

* C.3.3.6.1 <u>Sample selection and reject criteria</u>. Microcircuit sample selection and reject criteria shall be in accordance with MIL-STD-883, method 2018. Discrete semiconductor devices with oxide steps or expanded contacts shall be tested with the sample selection and reject criteria in accordance with MIL-STD-750, method 2077. Alternatively, SEM testing may be performed on a sample of eight randomly selected dice from each wafer. In cases when dice are very large and comprise a large area of the wafer, the qualifying activity may approve other alternate sample selection plans.



Subgroup	group Class		Test	MIL	STD-883	Quantity	Reference
	Κ	Н		Method	Condition	(accept number)	paragraph
1	Х	Х	Element electrical			100 percent	C.3.3.1
2	Х	Х	Element visual	2010		100 percent	C.3.3.2
				2072 <u>1</u> /			
				2073 <u>1</u> /			
3	Х	Х	Internal visual	2010		10 (0)	C.3.3.3
				2072 <u>1</u> /			C.3.3.4.2
				2073 <u>1</u> /			
4	Х		Temperature cycling	1010	С	10(0) <u>2</u> /	C.3.3.3
	Х		Mechanical shock	2002	B, Y1		
			or		direction		
			Constant acceleration	2001	3000 g's, Y1		
					direction		-
	Х		Interim electrical				C.3.3.4.3
	Х		Burn-in	1015	240 hours		
					minimum at		
					+125°C		-
	Х		Post burn-in electrical				C.3.3.4.3
	Х		Steady-state life	1005			
	Х	Х	Final electrical				C.3.3.4.3
5	Х	Х	Wire bond evaluation	2011		10(0) wires or 20	C.3.3.3
						(1) wires	C.3.3.5
6	Х		SEM	2018		See method 2018	C.3.3.6
				2077 <u>1</u> /		or 2077	

TABLE C-II. Microcircuit and semiconductor dice evaluation requirements.

1/ MIL-STD-750 methods.

*

2/ For Class K sample sizes see C.3.3.4.1.

C.3.4 <u>Passive elements</u>. Passive elements from each inspection lot will be evaluated in accordance with Table C-III and C.3.4.1 through C.3.4.6. This evaluation is not required when the elements are acquired from the Established Reliability series of military specifications and is listed on the QPL.

C.3.4.1 <u>Subgroup 1, 100 percent electrical test of passive elements</u>. Each passive element will be electrically tested at +25°C as specified in the element acquisition documents.

C.3.4.2 <u>Subgroup 2, visual inspection of passive elements</u>. Passive elements will be visually inspected to assure conformance with the applicable passive element related requirements of MIL-STD-883, method 2032, and the passive element acquisition documents.

- a. Each Class K passive element will be visually inspected.
- b. Class H elements will be sample inspected using a sample size and (accept number) of 22 (0).

C.3.4.3 Test sample preparation for subgroups 3 and 4.

*

- a. For Class H and K passive elements, when assembly is required to perform electrical tests, test samples may be assembled such that the assembly methods and conditions the element will see during normal assembly will be simulated. Electrical probe testing may be performed in lieu of assembly.
 - c. The total test sample will contain at least 10 wires (an equal number on each element) if wire bonding assembly is applicable.



C.3.4.4 <u>Sample electrical test of passive elements</u>. Sample passive elements will be electrically tested at +25°C for the following characteristics (minimum):

- a. Resistors: DC resistance.
- b. Capacitors:
 - (1) Ceramic type: Dielectric withstanding voltage, insulation resistance, capacitance, and dissipation factor.
 - (2) Tantalum type: DC leakage current, capacitance, and dissipation factor.
 - (3) Metal insulation semiconductor type (MIS): DC leakage current, capacitance, dielectric withstanding voltage.
- c. Inductors: DC resistance, inductance, and Q.

*

C.3.4.5 <u>Visual examination</u>. Elements will be visually examined for evidence of corrosion or damage attributable to the test and conditioning sequence.

C.3.4.6 <u>Wire bond strength testing</u>. Wire bond strength testing applies to elements which are wire bonded during the device assembly operation. The sample will include at least 5 elements and 10 bond wires minimum.

- a. At least 10 wires, consisting of element-to-substrate, element-to-package, or element-to-element bonds will be destructively pull tested. An equal number of bonds will be tested on each sample element.
- b. The element metallization will be acceptable if no failure occurs. If only one wire bond fails, a second sample will be selected and subjected to the test in accordance with C.3.4.6a. If the second sample contains no failures, the bonding test results and the element lot are acceptable. If the second sample contains one or more failures, or if more than one failure occurs in the first sample, the element lot will be rejected.
- d. The element inspection lot may be resubmitted to evaluation if the failure was not due to defective element metallization.

Subgroup	Class		Test	MI	L-STD-883	Quantity	Reference
	Κ	Н		Method	Condition	(accept number)	Paragraph
1	Х	Х	Element electrical			100 percent	C.3.4.1
2	Х	х	Visual Inspection	2032		100 percent 22(0)	C.3.4.2
3	Х		Temperature cycling	1010	С	10(0)	C.3.4.3
	Х		Mechanical shock or	2002	B, Y1 direction		
	Х		Constant acceleration	2001	3000g's,		
					Y1 direction		
	Х		Voltage conditioning or				C.3.2.7
	Х		Aging (capacitors)				
	Х		Visual inspection	2032			C.3.4.5
	Х	Х	Electrical				C.3.4.4
4	Х	Х	Wire bond evaluation	2011		10(0) wires or	C.3.4.3
						20(1) wires	C.3.4.6

TABLE C-III. Passive element evaluation requirements.

C.3.5 <u>Surface acoustic wave (SAW) element evaluation</u>. SAW elements will be evaluated in accordance with Table C-IV and C.3.5.1 through C.3.5.3.



C.3.5.1 <u>RF probe test</u>. Each SAW element will be RF probe tested as specified in the detail/acquisition specification. This RF probe test may be done at the wafer level provided all failures are identified and removed from the lot when the elements are separated from the wafer. RF probe testing will be performed at +25°C unless otherwise specified by the detail/acquisition specification.

C.3.5.2 <u>Visual inspection</u>. Each SAW element will be visually inspected to assure conformance with the requirements of MIL-STD-883, method 2032.

C.3.5.3 <u>Wire bond evaluation</u>. From each inspection lot of SAW elements, a randomly selected sample of at least two elements will be evaluated for wire bond pull strength.

a. A minimum of 10 wires will be bonded and destructively pull tested in accordance with MIL-STD-883, method 2011.

b. The SAW element metallization will be acceptable if no failure occurs. If only one wire bond fails, a second sample will be selected and subjected to the test in accordance with C.3.5.3a. If the second sample contains no failures the bonding test results and the element lot are acceptable. If the second sample contains one or more failures, or if more than one failure occurs in the first sample, the element lot will be rejected.

c. The element inspection lot may be resubmitted to wire bond evaluation if the failure was not due to defective element metallization.

d. With acquiring activity approval, destructive bond pull tests may be performed on test coupons that provide the specified test requirements. Test coupons must be processed with the same element production lot.

Subgroup	Class		Test	MIL-STD-883	Quantity	Reference
	Κ	Η		Method	(accept number)	paragraph
1	Х	Х	RF electrical probe		100 percent	C.3.5.1
2	Х	Х	Visual inspection	2032	100 percent	C.3.5.2
3	Х	Х	Wire bond evaluation	2011	10(0) wires or 20(1) wires	C.3.5.3

TABLE C-IV. SAW element evaluation requirements.

C.3.6 Alternate Element Evaluation. Alternate element evaluation will be used only in cases where full device performance cannot be adequately ascertained outside the actual end item (e.g., hybrid microcircuit RF component). The sample built into devices must successfully complete evaluation prior to release of the balance of the incoming lot. In lieu of packaged element evaluation tests in accordance with C.3.3, C.3.4, and C.3.5 elements may be assembled into devices and screened per Table C-IX through final electrical. Acceptance of these elements will be based on the ability of the device to meet all group A, subgroups 1, 2, and 3 (plus 4, 7, and 9 as applicable) electrical tests required for the device. A minimum of 10 elements or 100% of the elements, whichever is less, (0 defects) will be assembled into at least 3 devices. Devices assembled for the purpose of element evaluation are deliverable provided all of the provisions of this specification are met. Element wire bond evaluation for elements may be accomplished using a second or additional sample of elements wire bonded for that purpose only. When the device build option for evaluation is selected, the manufacturer will establish and maintain a sample plan or procedure to identify the sample prior to electrical test. In case of lot failure when alternative element evaluation is used, all of the device samples and the inspection lot will be rejected. When the manufacturer chooses to analyze the failed devices to isolate the cause of failure and this analysis determines that the cause of failure is not related to the element being tested and that the element has been correctly stressed during the required screening and testing, then the inspection lot may be accepted. If the element has not been correctly stressed, the failed device may be reworked or new sample replacement devices may be assembled.

C.3.7 <u>Substrate evaluation</u>. Substrates will be evaluated in accordance with Table C-V and C.3.7.1 through C.3.7.5.3.3.

NOTE: Substrates fabricated by the device manufacturer using a qualified process will be exempt from this evaluation.


C.3.7.1 <u>Definition</u>. For the purpose of substrate evaluation, a substrate inspection lot will consist of homogeneous substrates having the same number of layers, manufactured using the same facilities, processes, materials, and vacuum deposited, plated or printed as one lot.

C.3.7.2 <u>Electrical test parameters</u>. Electrical test parameters, values, limits, and conditions will be as specified in the applicable detail/acquisition specification.

C.3.7.3 <u>Subgroup 1, 100 percent electrical testing</u>. Each substrate will be electrically tested at +25°C, if and as specified in the applicable detail/acquisition specification.

C.3.7.4 <u>Subgroup 2, 100 percent visual inspection</u>. Each substrate will be visually inspected to assure conformance with the applicable requirements of MIL-STD-883, method 2032, and the applicable detail/acquisition specification.

C.3.7.5 <u>Subgroups 3, 4, and 5 general requirements</u>. From each inspection lot of substrates, a randomly selected sample will be evaluated. Destructive tests may be performed on test coupons which provide the required test data. The test coupons must be made with the same materials that were used in the manufacturing of the inspection lot and processed at the same time as the inspection lot.

C.3.7.5.1 Subgroup 3. A minimum of five samples will be submitted to subgroup 3 testing.

C.3.7.5.1.1 <u>Physical dimension</u>. Inspect in accordance with MIL-STD-883, method 2016, and the applicable detail/acquisition specification.

C.3.7.5.1.2 <u>Visual inspection</u>. Inspect in accordance with MIL-STD-883, method 2032, and the applicable detail/acquisition specification.

C.3.7.5.1.3 <u>Electrical</u>. Substrates will be electrically tested at +25°C for the following characteristics (minimum). Requirements will be as specified in the applicable detail/acquisition specification.

- a. Resistors: DC resistance.
- b. Capacitors: Capacitance. As specified in the applicable detail/acquisition specification, test for dielectric withstanding voltage, insulation resistance, and dissipation factor.
- c. For multilayered substrates, continuity and isolation testing will be performed to verify the interconnection of conductors as specified in the applicable detail/acquisition specification.

C.3.7.5.2 <u>Subgroup 4</u>. A minimum of three samples that have been subjected to, and passed, subgroup 3 testing will be submitted to subgroup 4 testing.

C.3.7.5.2.1 <u>Conductor thickness</u>. Measure conductor thickness in accordance with the applicable detail/acquisition specification. Conductor thickness will meet the requirements specified in the applicable detail/acquisition specification.

C.3.7.5.2.2 <u>Conductor resistivity</u>. Measure conductor resistivity in accordance with the applicable detail/acquisition specification. Conductor resistivity will meet the requirements specified in the applicable detail/acquisition specification.

C.3.7.5.2.3 <u>Film adhesion</u>. Perform film adhesion testing per acceptable industry standards. The substrate and tape will show no evidence of peeling or flaking of metallization.

C.3.7.5.2.4 <u>Solderability</u>. For solderable substrates only, perform solderability testing if specified in the applicable detail/acquisition specification in accordance with the applicable detail/acquisition specification.



C.3.7.5.3 <u>Subgroup 5</u>. A minimum of two samples that have been subjected to, and passed, subgroup 3 testing will be submitted to subgroup 5 testing.

C.3.7.5.3.1 <u>Temperature coefficient of resistance (TCR)</u>: Perform TCR testing for resistors in accordance with MIL-STD-202, method 304. TCR will meet the requirements specified in the applicable detail/acquisition specification.

- a. Thick film type: Test as a minimum, two resistors from each resistor paste sheet resistance value. One from the smallest and one from the largest area resistors at -55°C using a reference reading at +25°C, or temperatures as specified in the detail/acquisition specification.
- b. Thin film type: Test as a minimum, the highest value resistor at +125°C using a reference reading at +25°C or temperatures as specified in the detail/acquisition specification.
- c. If specified in the applicable detail/acquisition specification, TCR tracking testing will be performed. TCR tracking will meet the requirements specified in the applicable detail/acquisition specification.

C.3.7.5.3.2 <u>Wire bond strength testing</u>. For wire bondable substrates, perform wire bond strength testing in accordance with MIL-STD-883, method 2011. The sample will include at least 2 substrates and 10 bond wires minimum. For gold metallized Class K substrates that at the device level are intended to contain aluminum wire bonds, aluminum wires will be placed as specified in the detail/acquisition specification and these wire bond samples will be baked for 1 hour at +300°C in either an air or an inert atmosphere prior to the performance of wire bond strength testing.

- a. At least 10 wires, consisting of substrate to substrate bonds, will be destructively pull tested. An equal number of bonds will be tested on each sample substrate.
- b. The substrate metallization will be acceptable if no failure occurs. If only 1 wire bond fails, a second sample of a minimum of 10 wires will be prepared using the same wire type/size and the same type equipment as the failed bond(s). If the second sample contains one or more failures, or if more than one failure occurs in the first sample, then the substrate inspection lot will be rejected.
- c. The substrate inspection lot may be resubmitted to evaluation if the failure(s) was not due to defective substrate metallization.

C.3.7.5.3.3 <u>Die shear strength testing</u>. Perform shear strength testing in accordance with MIL-STD-883, method 2019. At least two die per substrate will be attached and tested for each die attachment method, as specified in applicable detail/acquisition specification. If a failure occurs at less than the specified force and is not due to defective substrate materials, the lot will be resubmitted to die shear evaluation and the failure mode documented.

Subgroup	Cla	ass	Test	MIL-STD-883	Quantity	Reference
	Κ	Η		Method	(accept number)	paragraph
1	Х	Х	Electrical testing		100 percent	C.3.7.3
2	Х	Х	Visual inspection	2032	100 percent	C.3.7.4
3	Х	Х	Physical dimensions	2016	5(0)	C.3.7.5.1.1
	Х	Х	Visual inspection	2032		C.3.7.5.1.2
	Х	Х	Electrical			C.3.7.5.1.3
4	Х	Х	Conductor thickness or		3(0)	C.3.7.5.2.1
			conductor resistivity			C.3.7.5.2.2
	Х	Х	Film adhesion test			C.3.7.5.2.3
	Х	Х	Solderability			C.3.7.5.2.4
5	Х	Х	TCR		2(0)	C.3.7.5.3.1
	Х	Х	Wire bond evaluation	2011	10(0) wires or	C.3.7.5.3.2
					20(1) wires	
	Х	Х	Die shear evaluation	2019	2(0)	C.3.7.5.3.3

TABLE C-V. Substrate evaluation requirements	TABLE C-V.	Substrate	evaluation	requirement
		Substrato	avaluation	roquiromont



- * C.3.8 <u>Package evaluation</u>. Package cases or covers will be evaluated in accordance with Table C-VI and C.3.8.1 through C.3.8.5. In addition, laser marked surfaces will be subjected to and pass subgroups 3 and 6.
- * C.3.8.1 <u>Definition</u>. For the purpose of package evaluation, a package inspection lot will consist of homogeneous cases or covers of the same package type and outline dimensions (may differ only in lead length and lead count); manufactured using the same facilities and processes; and plated as one lot within a 6-month time frame (if plating is applicable).

C.3.8.2 General.

- * a. From the package inspection lot, a randomly selected sample will be subjected to package evaluation.
 - b. Subgroups 1, 2, and 3 of Table C-VI will be accomplished for each lot. Subgroup 4 of Table C-VI will be accomplished periodically at intervals not exceeding 6 months for additional package inspection lots, for metal packages. Subgroup 6 will be performed one time only for Class H and at 6-month intervals for Class K unless a change in material or plating is made.
 - c. Subgroups 2, 3, and 4 of Table C-VI apply to cases only. A quantity (accept number) of 15 (0) will apply to the number of terminals or leads to be tested. The leads will be randomly selected from three packages minimum.
- * d. Covers require only Subgroups 1 and 6 of Table C-VI.

*

C.3.8.3 <u>Subgroup 1</u>. Separately verify case and cover dimensional compliance with the element acquisition documents.

C.3.8.4 <u>Subgroup 4</u>. For metal cases with leads separated by an insulator, measure insulation resistance between the metal body of the case and the leads that are isolated from the case. This test does not apply to non-metallic cases. This test will be performed at 6-month intervals unless a change in insulator material is made for Class H devices and on every incoming lot for Class K devices.

*

*

C.3.8.5 <u>Subgroup 6</u>. Separately verify case and cover for compliance with subgroup 6. Corrosion in the internal cavity area will not be cause for rejection.

Subgroup	Cla	ass	Test		MIL-STD-883	Quantity	Reference
	Κ	Н		Method	Condition	(accept number)	paragraph
1	Х	Х	Physical dimensions	2016		3(0)	C.3.8.3
2	Х	Х	Solderability	Solderability 2003 Soldering temperature +245°C + 5°C		3(0)	C.3.8.2c
3	Х	Х	Thermal Shock	1011	С	3(0)	C.3.8.2
	Х	Х	High temperature bake	1008	1 hour at +150°C		
	x	х	Lead integrity	2004 2028	B2 (lead fatigue) D (leadless chip carriers) B1 for rigid leads (pin grid array leads)		
	Х	Х	Seal	1014	A4 Unlidded cases		
4	Х	Х	Metal package isolation	1003	600 V dc 100 nA maximum	3(0)	C.3.8.4
5			Not used				
6	Х	Х	Salt atmosphere	1009	А	5(0)	C.3.8.5

TABLE C-VI. Package evaluation requirements.



C.3.9 Integral Substrate/Package Evaluation. Integral Substrate/Packages (ISP) will be evaluated in accordance with Table C-VII and C.3.9.1 through C.3.9.9.

C.3.9.1 <u>ISP inspection lot</u>. For the purpose of ISP evaluation, an ISP inspection lot shall consist of ISP of the same type; manufactured using the same facilities, processes and materials, within 90 days.

C.3.9.2 General.

*

*

*

*

a. Section C.3.9 is intended to be used as an end-of-line ISP acceptance procedure performed at the completion of the ISP construction and prior to the construction of the device.

b. ISP elements fabricated by the hybrid device manufacturer using a MIL-PRF-38534 qualified process will be exempt from this evaluation as long as C.3.7 and C.3.8 are used for the components of the ISP.

c. Subgroups 1, 2, 3, 4, 5, 6, and 7 of Table C-VII will be accomplished for each inspection lot.

d. For Lead Integrity and Solderability testing, a quantity (accept number) of 15 (0) will apply to the number of terminals or leads to be tested. The leads will be randomly selected from 3 packages minimum.

e. The same samples may be used for Subgroups 4, 5, 6, and 7.

* C.3.9.3 <u>Subgroup 1</u>. Each element will be electrically tested at +25°C as specified in the detailed acquisition specification. If none is stated, the device manufacturer shall use his standard procedure.

NOTE: This may be satisfied by performing a continuity/isolation test.

C.3.9.4 <u>Subgroup 2</u>. Each element will be visually inspected to assure conformance to the applicable requirements of MIL-STD-883, Test Method 2032, Test Method 2009 and the applicable detailed/acquisition specification. This inspection shall be limited to the features that are inspectable.

C.3.9.5 <u>Subgroup 3</u>. Each element will be tested for hermeticity per MIL-STD-883, Test Method 1014, Condition A₄. No lids are required.

C.3.9.6 Subgroup 4. The physical dimensions will be verified against the detailed/acquisition specification.

C.3.9.7 <u>Subgroup 5</u>. Wire bond strength testing. For wire bondable devices, perform wire bond strength testing in accordance with MIL-STD-883, Test Method 2011. The sample size shall include at least two ISP devices and 10 bond wires minimum. For gold metallized Class K ISP's that at the hybrid level are intended to contain aluminum wire bonds, aluminum wires shall be placed as specified in the detail/acquisition specification and these wire bond samples shall be baked for one hour at $300^{\circ}C \pm 10^{\circ}C$ in either air or an inert atmosphere prior to the performance of wire bond strength testing.

a. At least 10 wires, consisting of substrate to substrate bonds, shall be destructively pull tested. An equal number of bonds shall be tested on each sample ISP device.

b. The ISP metallization shall be acceptable if no failures occur. If only 1 wire bond fails, a second sample of a minimum of 10 additional wires shall be prepared using the same wire type/size and the same type of equipment as the failed bond. If the second sample contains one or more failures or if more than one failure occurs in the first sample, then the ISP lot shall be rejected.

c. The ISP inspection lot may be resubmitted to evaluation if the failure(s) was not due to defective ISP metallization.

C.3.9.8 <u>Subgroup 7</u>. Prior to solderability testing, the elements shall be submitted to a preconditioning temperature of +250°C \pm 10°C for a period of 6 \pm 0.5 hours, or equivalent. (See Paragraph C.6.3.2.6 for examples of equivalent conditions).

C.3.9.9 <u>Subgroup 8</u>. Corrosion in the internal cavity area shall not be cause for rejection. This test shall be performed one time only for the life of the program or as needed to evaluate changes in the fabrication process.



Subgroup	Cla	ass	Test		MIL-STD-883	Quantity	Reference
	Κ	Η		Method	Condition	(accept number)	paragraph
1	Х	Х	Electrical testing			100 %	C.3.9.3
2	Х	Х	Visual Inspection	2032 and 2009		100 %	C.3.9.4
3	Х	Х	Seal	1014	A ₄	100 %	C.3.9.5
4	Х	Х	Physical dimensions	2016		3 (0)	C.3.9.6
5	Х	Х	Wire bond evaluation	2011		10 wires (0) 20 wires (1)	C.3.9.7
6	Х	Х	Thermal Shock	1011	С	3 (0)	C.3.9.2
	Х	Х	Lead Integrity	2004	B ₂		
	Х	Х	Seal	1014	A ₄ (leadless packages)		
7	Х	Х	Solderability	2003	Solder temperature +245°C <u>+</u> 5°C	3 (0)	C.3.9.8
8	Х	Х	Salt Atmosphere	1009	А	3 (0)	C.3.9.9

TABLE C-VII Integral Substrate/Package Element Evaluation Requirements.

*

C.3.10 <u>Polymeric material evaluation</u>. The polymeric materials used in device applications will be subjected to and pass the evaluation procedures detailed in MIL-STD-883, method 5011.

C.4 PROCESS CONTROL

C.4.1 <u>Description of process control</u>. Process control is a methodology used to detect defective processes prior to completion of assembly. This section outlines the requirements for process control on two processes though process control may be applied to other areas. The indicated processes will be controlled in accordance with Table C-VIII and C.4.2 and C.4.3.

C.4.2 Wire bonding.

C.4.2.1 General. A process machine operator evaluation will be performed:

- a. When a machine is put into operation.
- b. Periodically while in operation, not to exceed 4 hours.
- c. When the operator is changed. Change of certified auto wirebond operators is allowed without machine reevaluation if all other machine conditions for evaluation are maintained.
- d. When any machine part has been changed.
- e. When any machine adjustment of the process parameters has been made.
- f. When the spool of wire is changed.
- g. When a new device type is started (unless the machine was evaluated using test samples that also simulate the new device type, see C.4.2.2).

C.4.2.2 <u>Standard evaluation circuit (test coupon or test vehicle)</u>. Standard evaluation circuits (test coupons or test vehicles) that simulate the production device metal bonding system (e.g., thick film, thin film, aluminum bonding pads, plated gold) may be destructively evaluated in lieu of the product.

C.4.2.3 Process machines. Process machines not meeting the evaluation requirements will not be used.

C.4.2.4 <u>Corrective action of process machine</u>. A process machine may be returned to operation only after appropriate corrective action has been implemented and the machine has been evaluated and passed testing in accordance with Table C-VIII as required.



C.4.2.5 <u>Data record</u>. A data record will be maintained and identifiable to each machine, operator, shift, and date of test.

C.4.2.6 Wire bonding.

C.4.2.6.1 <u>Process machine/operator evaluation</u>. Sample wires from three devices or a test sample will be destructively pull tested in accordance with MIL-STD-883, method 2011 and as follows:

- a. Class H devices: A minimum of 10 wires total consisting of wire bonds to elements metalization bonding systems (e.g., thick film, thin film, aluminum bonding pads, plated gold) typical of device assembly operation will be tested.
- b. Class K devices: A minimum of 15 wires total will be tested. As a minimum, wires tested will include one each from a typical transistor, diode, capacitor, and resistor die, and five wires from the header to the substrate, as applicable.
- c. Class H and K: Evaluation results are acceptable if no failure occurs at less than the value given in MIL-STD-883, method 2011. If any of the sample wires fail, the machine/operator will be deactivated and corrective action taken. When a new sample has been prepared, tested, and has passed this procedure, the machine/operator has been certified or recertified, it can be returned to service.

C.4.2.6.2 <u>Lot sample bond strength</u>. From each wire bonding lot, a sample of at least two devices will be nondestructively tested in accordance with MIL-STD-883, method 2023. This requirement does not apply to devices that are 100 percent nondestructively tested. Alternately, destructive pull testing in accordance with method 2011 may be performed. Devices with known visual wire bonding rejects will not be excluded from this sample.

- a. A wire bonding lot consists of devices that are consecutively bonded using the same setup and wire, by one machine/operator (operator changes are allowed for autobonders) during the same period not to exceed 4 hours.
- b. In each sample device, at least 15 wires will be tested, including 1 wire from each type of transistor, diode, capacitor, and resistor chips, 3 wires from each type of integrated circuit, and 5 wires connecting package leads, as applicable. If there are less than 15 wires in the device, all wires will be tested. Sample devices will be inspected for lifted wires. Lifted wires resulting from bond pull testing will be counted as nondestruct pull test failures.
- c. The wire bonding lot will be acceptable if no failure occurs. If one wire/bond fails, another sample of two devices will be selected and 100 percent nondestructively tested. If the second sample contains no failures, the wire bonding lot is acceptable. If the second sample also contains failure(s), or more than one wire/bond fails in the first sample, the bonding machine/operator will be removed from the operation.
- d. The failures will be investigated and appropriate corrective action will be implemented. The machine/operator will be recertified in accordance with C.4.2.6.1 before being returned to operation. All devices bonded since the previous certification (lot sample bond strength test) will be subjected to 100 percent nondestructive bond strength testing (Class H).
- e. For RF/microwave devices, test sample circuits that simulate the production device may be destructively evaluated in lieu of the product (see C.4.2.2). When test sample circuits are used, the data from this test will be used for SPC monitoring of the process/product.

C.4.3 <u>Seal testing</u>. All Class K devices will receive fine leak testing, without pressurization (bomb) immediately after sealing and prior to any other test. Class K devices are sealed with a minimum 10 percent helium tracer gas atmosphere. If a failure occurs, the lid seal rework requirements will be followed.



TABLE C-VIII. Process control summary.

Operation	Class		Class MIL-STD-883		Paragraph
	к	Н	Method	Condition	
Wire Bonding	X X	x x	2011 2023		C.4.2
Seal	х		1014	A, 1 x 10 ⁻⁸ atm/cc He	C.4.3

C.5 DEVICE SCREENING

C.5.1 <u>Description of device screening</u>. Screening is a series of tests and inspections performed on each device in each lot in order to eliminate products which do not meet the performance requirements. Each device will be subjected to and pass all of the applicable screening tests and inspections in accordance with Table C-IX and C.5.2 through C.5.13.

C.5.2 General.

*

- a. Additional tests and inspections may be performed where experience indicates justifiable concern for specific quality characteristics.
- b. Electrical test parameters, values, limits (including deltas), and conditions will be as specified on the acquisition document.
- c. All devices that fail any test criterion in the screening sequence will be removed from the lot at the time of observation or immediately at the conclusion of the test in which the failure was observed.
- d. When PDA, pattern failure, or delta limits have been specified or other conditions for lot acceptance have been imposed, the required data will be recorded and maintained as a basis for lot acceptance.
- e. Once rejected and verified as a device failure, rework and subsequent rescreening in accordance with the limitations of this specification may be performed.
- f. Tests will be performed in the order specified in Table C-IX, except as specified in C.5.11 and C.5.12.
- * C.5.3 Preseal burn-in test Preseal burn-in is optional.
- * C.5.4 <u>Nondestructive bond pull test for Class K Devices</u>. Nondestructive 100 percent bond pull test will be performed for Class K devices. The total number of failed wires and the total number of devices failed will be recorded. The lot will have a PDA of 2 percent or one wire, whichever is greater based on the number of wires pulled in the wire bond lot or production lot. Failed lots may be resubmitted one time to 100 percent nondestructive bond pull test with a tightened PDA of 1.5 percent. The test will be performed in accordance with MIL-STD-883, method 2023. Devices from lots that have been subjected to the nondestructive 100 percent bond pull test and have failed the specified Class K PDA requirement will not be delivered as Class H, G, D, or E product.
- * C.5.5 <u>Internal visual inspection</u>. Devices awaiting preseal inspection and accepted devices awaiting further processing will be stored in a controlled environment until sealed as specified in MIL-STD-883, method 2017.

C.5.6 <u>Visual inspection for damage</u>. The manufacturer may inspect for damage after each thermal or mechanical screening step, or at any subsequent time in the screening sequence.



C.5.7 Particle impact noise detection (PIND) test. When approved by the acquiring activity, PIND testing will not apply to devices with internal conformal coating. PIND will be performed in accordance with test method 2020 of MIL-STD-883, condition A or B. For Class K and Class H devices, condition A shall be used unless otherwise specified. The lot may be accepted on any of the five runs if the percentage of defective devices is less than 1 percent (or one device, whichever is greater). All defective devices will be removed after each run. Lots which do not meet the 1 percent PDA on the fifth run, or exceed 25 percent defectives cumulative, will be rejected.

C.5.8 Preburn-in electrical test.

*

*

*

- a. Preburn-in electrical testing is optional except when delta limit measurements are required. However, devices may be tested to remove defects prior to further screening and to form a basis for application of PDA criteria.
- b. This test need not include all device parameters, but will include those measurements most sensitive to and effective in removing electrically defective devices.
- c. When delta limits are specified in the device acquisition specification, the measurements will be recorded, and traceability will be maintained from the device to the corresponding electrical test data.
- C.5.9 Burn-in. Burn-in will be performed on each device.

C.5.9.1 General.

- a. Preburn-in (interim burn-in for Class K) and post burn-in electrical parameters as specified in the device acquisition specification will be measured.
- b. Burn-in electrical conditions will be as specified in the device acquisition specification.
- c. Delta limits will be defined in the device acquisition specification when required.
- * d. Delta measurements will be made on parameters specified in the device acquisition specification.
- * e. The manufacturer will determine and document, prior to beginning burn-in, the criteria for the formation of burn-in lots (e. g., devices submitted to burn-in at one time, a production lot, or an inspection lot). The burnin lot will be <u>></u>41 devices or all devices submitted to burn-in during a 1-week period.
- * f. The manufacturer will not conduct burn-in in addition to that specified.
 - g. Unless otherwise specified in the device acquisition specification, PDA, and pattern failure analysis will be applicable only to +25 °C static tests (group A, subgroup 1).

C.5.9.2 Burn-in period.

- a. Class K devices will be burned-in in accordance with the time-temperature regressions specified in MIL-STD-883, method 1015. The burn-in time will be equally divided into two successive burn-ins. Interim electrical tests in accordance with the device acquisition specification will be performed after the first burn-in to determine acceptable devices for the second burn-in.
- b. Class H devices will be burned-in in accordance with the time-temperature regressions specified in MIL-STD-883, method 1015.

C.5.9.3 <u>Failure analysis of burn-in screen failures for Class K devices</u>. Catastrophic failures (e.g., shorts or opens measurable or detectable at +25°C) after burn-in will be analyzed. Analysis of catastrophic failures may be limited to a quantity and degree sufficient to establish failure mode and cause. Failure analysis results will be documented and available to the Government representatives.



- * C.5.9.4 Lots resubmitted for burn-in. Burn-in lots that do not exceed twice the allowable PDA may be resubmitted for burn-in one time only (e.g., if the PDA limit is 10%, then the lot may be resubmitted if less than 20%). Failure analysis for other than Class K is not required. Resubmitted lots will be kept separate from new lots and will be inspected for all specified characteristics using a tightened inspection PDA equal to the next lower number in the PDA series. The number of pattern failures allowed will be the same as required for the original burn-in.
- * C.5.9.5 <u>Burn-in acceptance criteria</u>. At the option of the manufacturer, burn-in acceptance will be based on PDA or pattern failures. Either option or both may be applied to a burn-in lot as acceptance criteria (i.e., if a lot exceeds PDA requirements, then pattern failure analysis may be used to determine if the lot is acceptable without performing a resubmitted burn-in).
- * C.5.9.5.1 <u>General</u>. Pattern failures are multiple device failures within a device burn-in lot with the same root cause of failure. When the PDA or pattern failures applies to delta limits, the delta parameter values measured after burn-in (100 percent screening test) will be compared with the delta parameter values measured prior to that burn-in.

C.5.9.5.2 PDA option.

*

*

*

C.5.9.5.2.1 <u>PDA Class H</u>. For Class H, the PDA will be 10 percent or one device, whichever is greater, regardless of burn-in lot size.

C.5.9.5.2.2 <u>PDA Class K</u>. For Class K, the PDA will be 2 percent or one device, whichever is greater, regardless of burn-in lot size. Class K PDA will be calculated on failures occurring during the second half of burn-in only.

C.5.9.5.3 Pattern failure option.

C.5.9.5.3.1 Pattern failure option, Class H. For Class H devices, when acceptance is based on pattern failures, all multiple device static failures at +25°C must be analyzed to determine root cause. Multiple device failures with the same root cause (three or more depending on lot size) will be considered a "pattern failure". If a "pattern failure" is established, the lot will be rejected; otherwise, the lot will be accepted regardless of PDA. In all cases, lots with device failures that do not exceed the PDA are acceptable and do not require pattern failure analysis. The number of device failures with the same root cause that establish a "pattern failure" will be based on lot size, as follows:

Number of	failures
Lot size (x)	that establish a pattern
x ≤ 20	3
21≤ x ≤ 40	4
40 < x ≤ 100	5
100 < x ≤ 300	6
300 < x ≤ 500	11
500 < x	16

Example 1: Lot size is 25 with 4 device static failures at +25°C.

- If all 4 device failures do not have the same root cause of failure (i.e., 3 or less failures with the same root cause), then no "pattern failure" exists and the passing 21 devices are acceptable.
- If all 4 failures have the same root cause of failure, then a "pattern failure" exists and the lot should be rejected.

Example 2: Lot size is 400 with 15 device static failures at +25°C.

The lot is acceptable (i.e., 10 percent PDA allows 40 device failures).



Example 3: Lot size 400 with 41 device static failures at +25°C.

If 10 or less of the device failures are due to the same root cause, then a "pattern failure" does not exist and the lot is acceptable.

If 11 or more of the device failures are due to the same root cause, then a "pattern failure" has been established and the lot is unacceptable.

In all instances where analysis of the failed devices indicates that the failure mechanism is due to poor basic processing procedures, a basic design fault, or nonscreenable defects, the lot will be rejected.

C.5.9.5.3.2 Pattern failure option, Class K. For Class K, when acceptance is based on pattern failures, all multiple device static failures at +25°C must be analyzed to determine root cause. The lot will be stopped and placed on hold if:

- a. Any two device failures within the burn-in lot have the same root cause of failure (i.e., pattern failure established), or
- b. The total number of device failures in the burn-in lot exceeds 5 percent.

The lots may be reworked and recovered if the failure is due to:

- a. A defect that can be effectively removed by rescreening the entire burn-in lot or,
- b. Random type defects which do not reflect poor basic device design or poor basic processing procedures.

In all instances where analysis of the failed devices indicates that the failure mechanism is due to poor basic processing procedures, a basic design fault, or nonscreenable defects, the lot will be rejected.

- C.5.10 Final electrical test.
 - a. Final electrical testing will include all parameters, limits, and conditions of test which are specifically identified in the device acquisition specification as final electrical test requirements. As a minimum, final electrical testing will include group A, Table C-Xa, subgroups 1, 2, and 3 (plus 4, 7, and 9 as applicable).
 - b. Final electrical testing satisfies end-point electrical test requirements specified in the preceding test methods, and need not be duplicated.

C.5.11 Seal (fine and gross leak).

- a. For Class K devices, the seal test may be performed in any sequence between the final electrical test and external visual, but it will be performed after all shearing and forming operations on the terminals.
- b. For Class H devices, the seal test may be performed in any sequence between the constant acceleration test and external visual, but it will be performed after all shearing and forming operations on the terminals.
- c. For Class K and H devices, all device lots (sublots) having any physical processing steps (e.g., solder dipping to the glass seal, etc.) performed following seal or external visual will be retested for hermeticity and visual defects. This will be accomplished by performing, and passing, as a minimum, a sample seal test (MIL-STD-883, method 1014) using an acceptance criteria of a quantity (accept number) of 45(0), and an external visual inspection (MIL-STD-883, method 2009) on the entire inspection lot (sublot). For devices with leads that are not glass sealed and that have a lead pitch less than or equal to 1.27 mm (0.050 inch), the sample seal test will be performed using an acceptance criteria of a quantity (accept number) of 15(0). If the sample fails the acceptance criteria specified, all devices in the inspection lot represented by the sample will be subjected to the fine and gross seal tests and all devices that fail will be removed from the lot for final acceptance.

*

*



C.5.12 Radiography for Class K devices. Radiographic Inspection can be performed anytime after PIND.

C.5.12.1 <u>Solder sealed devices</u>. Solder sealed devices will be tested 100 percent in accordance with MIL-STD-883, method 2012.

C.5.12.2 <u>Non-solder sealed devices</u>. Non-solder sealed devices will be tested 100 percent in accordance with MIL-STD-883, method 2012, unless otherwise specified.

NOTE: Radiography should only be deleted if the manufacturer and customer determine it to be unapplicable or of limited value for a given design or technology.

C.5.13 External visual screen. The final external visual screen will be conducted in accordance with MIL-STD-883, method 2009 after all other 100 percent screens have been performed. The manufacturer will inspect the devices 100% or on a sample basis using a quantity/accept number of 116(0). If one or more rejects occur in this sample the manufacturer may double the sample size with no additional failures allowed or inspect the remaining devices 100% for failed criteria and remove the failed devices from the lot. If the doubled sample also fails, the manufacturer will be required to 100% inspect the remaining devices in the lot for the failed criteria. Reinspection magnification will be no less than that used for the original inspection for the failed criteria.

Test or inspection	MIL	STD-883	Requir	rement	Reference
	Method	Condition	Class K	Class H	paragraph
Preseal burn-in	1030		Optional	Optional	C.5.3
Nondestrutive bond pull	2023		100 percent	N/A	C.5.4
Internal visual	2017		100 percent	100 percent	C.5.5
Temperature cycling or thermal shock	1010	C A minimum	100 percent N/A	100 percent	C.5.6
Mechanical shock or constant acceleration	1011 2002 2001	A, minimum B, (Y1 direction only) 3000 g's, Y1 direction only	100 percent	100 percent	C.5.6
PIND	2020	A (Class H or K) or B. Condition A shall be used for Class H or K, unless otherwise specified	100 percent	N/A	C.5.7
Pre-burn-in Electrical	In accordance with applicable device specification		100 percent	optional	C.5.8
Burn-in	1015		100 percent	100 percent	C.5.9
Final electrical test	In accordance with applicable device specification		100 percent	100 percent	C.5.10
Seal (fine and gross)	1014		100 percent	100 percent	C.5.11
Radiographic	2012		100 percent	N/A	C.5.12
External visual	2009		100 percent	100 percent	C.5.13

TABLE C-IX. Device screening.

*

*



C.6 CONFORMANCE INSPECTION AND PERIODIC INSPECTION

C.6.1 <u>Description of Conformance Inspection and Periodic Inspection</u>. Conformance Inspection (CI) and Periodic Inspection (PI) is a series of tests and inspections performed on samples of devices that have passed screening. These tests and inspections are used to further verify the performance requirements on a sample basis. Sample testing is necessary due to the fact that many of these tests are either destructive, expensive, or time consuming. Group A is considered CI, whereas Groups B, C, and D and considered PI. CI and PI will consist of the tests and inspections specified herein. Devices will not be accepted or approved for delivery until all applicable CI and PI requirements have been met. The acquiring activity may approve delivery if groups A, B, C1, C3, and D testing have been completed and group C2, steady state life test, has commenced. The manufacturer will maintain traceability of all devices delivered to the acquiring activity prior to completion of CI and PI testing for the purpose of notification/recall in case of test failure.

- * C.6.2 <u>General</u>. CI and PI for a given device type is determined by selection of a requirements option flow (see Table C-X). The requirements option flow selected will determine the CI and PI requirements for the specific device manufactured. Where applicable, inspection lot sampling will be in accordance with Appendix F of this specification. Except where the use of final electrical test rejects or simulation samples (i.e., test coupons or test vehicles) is allowed, all devices will have been previously screened and subjected to and passed all final electrical tests. Successful completion of CI and PI for a given product assurance level will satisfy the requirements for any lower level device manufactured on the same certified line. If a lot is withdrawn in a state of failing to meet requirements and is not resubmitted, it will be considered a failed lot and reported as such.
- * C.6.2.1 <u>Inspection lots</u>. Inspection lots consist of a quantity of devices of a single device type (required for group A) or several different circuit types (allowed for groups B, C3, and D tests only) in a single package type and lead finish submitted at one time for final acceptance. All devices within each inspection lot will be finally sealed in the same period not exceeding 13 weeks.
- * C.6.2.2 <u>Inspection lot formation</u>. Inspection lot formation is required if the inspection lot is to be formally accepted by the lot related CI and PI testing of this specification or MIL-STD-883 method 5005. If the in-line process verification testing alternative is used, inspection lot formation is not required.
 - NOTE: The device manufacturer has the right to elect not to use any solution or solvent identified within this specification or related specifications that has also been identified by the American Congress of Government Industrial Hygienists as being a potential or suspect carcinogen. Where the device manufacturer elects not to use a material, he must notify the acquiring or qualifying activities and the customer in writing in clear, unambiguous language not subject to misinterpretation that this right has been exercised.

Requirement	Reference	Option 1 (in-line)	Option 2 (end-of-line)
General	Paragraph	C.6.3	C.6.4
Group A (CI)	Paragraph	C.6.3.1	C.6.4.1
	Table	C-Xa	C-Xa
Group B (PI)	Paragraph	C.6.3.2	C.6.4.2
	Table	N/A	C-Xb
Group C (PI)	Paragraph	C.6.3.3	C.6.4.3
	Table	C-Xc	C-Xc
Group D (PI)	Paragraph	N/A	C.6.4.4
	Table	N/A	C-Xd

TABLE C-X	CI and PI summary.
TADLE U-A.	of and fit summary.



- * C.6.2.3 <u>Sample selection</u>. The number of hybrid microcircuits to be tested will be chosen (independent of lot size) by the manufacturer in accordance with the applicable requirements of options 1 or 2 herein. Initial samples and resubmitted samples, when applicable, will be randomly selected from the inspection lot. Lot acceptance is based on an accept number of zero. If a failure occurs, the failed subgroup or test may be performed once using double the sample size or 100 percent with zero failures allowed. For group C inspection, limited sample quantities may be used to meet the requirements of C.6.1 for production start-up. When limited sampling is used for start-up, a subsequent full sample group C test will be performed within 6 months of initial group C or prior to exceeding the limited usage requirements of C.6.3.3.1c, whichever comes first.
- * C.6.2.4 End point. Electrical end points will be measured and recorded when applicable.
- * C.6.2.5 <u>Data</u>. Test results will be recorded by inspection lot identification code (date code) or each inspection lot, when applicable. For in-line group B inspections where inspection lots are not applicable, data records or logs will be maintained and available for review by the qualifying and acquiring activities. A summary of attributes results for all tests and measurements shall be part of the test report unless 100% recorded data is provided. Variable data will be provided when required by the device acquisition specification.
- * C.6.2.6 <u>Nonfunctional Samples</u>. Electrically rejected devices from the same inspection lot may be used in all subgroups when end point measurements are not required provided that the devices have been subjected to all device screening conditions through burn-in.

C.6.3 <u>Option 1 (in-line inspection)</u>. Option 1 CI and PI will be satisfied by in-line inspections and tests in accordance with C.6.3.1 through C.6.3.4.

C.6.3.1 <u>Group A electrical testing</u>. Group A electrical testing will be performed in accordance with Table C-Xa, C.6.3.1.1 through C.6.3.1.4 and the applicable device acquisition specification.

- * C.6.3.1.1 <u>Group A general requirements</u>. Group A subgroups will as a minimum, include the final electrical testing subgroups 1, 2, and 3 (plus 4, 7, and 9 as applicable) and any other subgroups required by the device acquisition specification. Each inspection lot or sublot will be tested. A procedure for performing group A inspection in accordance with one or more of the following methods will be available for review by the qualifying activity. Each of these three methods are equivalent, therefore, the manufacturer may choose to use any of the three.
 - a. Sampling: A single sample may be used for all subgroup testing. Where the required size exceeds the lot size, 100 percent inspection will be allowed.
 - b. Sequence of test: Group A testing by subgroup or within subgroups may be performed in any sequence after subgroup 1 or alternate subgroups (see MIL-STD-883, method 1015) are performed.
 - C.6.3.1.2 End-of-line sample testing.

*

- a. Production performs all required final electrical screening tests.
- b. Quality assurance or quality designate randomly pulls samples in accordance with Table C-Xa and performs acceptance testing.
- * C.6.3.1.3 <u>In-line sample testing</u>. Test samples for each individual group A subgroup will be randomly selected from the inspection lot after 100 percent screening of that subgroup (or subgroups, in the event that multiple subgroups are tested at the same temperature in sequence with the same test program). All devices in the inspection lot or sublot will be available for selection as a test sample and a fully random sample will be selected in accordance with Table C-Xa from the total population of devices. In addition, a different operator will check the entire test setup and verify the use of the correct test program prior to testing the group sample.



- * C.6.3.1.4 <u>In-line verification testing</u>. In-line verification testing, generally, is performed in conjunction with final electrical tests at screening which satisfy the requirements of Group A testing and need not be repeated. Therefore, if the screening tests are performed with the verification defined here, the requirements of Group A have been met.
 - a. For each test setup (and operator for manual testing) production will test a correlation unit to assure that the accuracy requirements of MIL-STD-883 are being met.
 - b. Testing will be performed using the verified setup.

*

- c. At the completion of testing (or at least once each week) or following a change of operators for manual testing, Qualifying Activity (QA) or a QA designate verifies the production testing by:
 - (1) Visually inspecting to confirm that the correct test fixture, equipment, software, and procedures were used.
 - (2) Review actual testing or data of a controlled, known good, device of the device type being tested, utilizing the fixtures, equipment, software, and procedure(s) that were used by production. Variables data for all applicable group A tests at +25°C will be read and recorded for the controlled unit. This data will be maintained with the lot or traceable to the lot.
 - (3) Failure of the verification test will, as a minimum, require engineering to perform a detailed review of hardware, software, setup, and parts. If the engineering review does not locate the problem, the verification unit will undergo failure analysis. The appropriate corrective action must then be taken based on the failure analysis results. The entire group of devices being considered for acceptance at the time of the failure may then be retested for the appropriate subgroup(s) acceptance one time only by repeating in-line verification testing. If the failure analysis does not specifically locate the problem, the lot may be reconsidered for acceptance one time only for 100 percent retesting of all of the devices to all of group A requirements and by repeating in-line verification testing.

Subgroup	Parameters	Quantity (accept number)
1	Static test at +25°C	116(0)
2	Static tests at maximum rated operating temperature	76(0)
3	Static tests at minimum rated operating temperature	45(0)
4	Dynamic tests at +25°C	116(0)
5	Dynamic tests at maximum rated operating temperature	76(0)
6	Dynamic tests at minimum rated operating temperature	45(0)
7	Functional tests at +25°C	116(0)
8	Functional tests at maximum and minimum rated operating temperatures	76(0)
9	Switching tests at +25°C	116(0)
10	Switching tests at maximum rated operating temperature	76(0)
11	Switching tests at minimum rated operating temperature	45(0)

TABLE C-Xa. Group A electrical test.

C.6.3.2 <u>Group B inspection</u>. Group B inspection will be satisfied by performing in-line inspection sample monitoring as follows. Electrically rejected devices or test vehicles or coupons may be used in all subgroup tests in lieu of actual product.

C.6.3.2.1 <u>Physical dimensions</u>. Randomly select devices from devices at final inspection such that as a minimum two devices of each package configuration presented for inspection are inspected each month. Confirm that all critical dimensions affected by the assembly process (e.g., package length, width, height, pin length, etc.) meet the requirements of the device acquisition specification. Critical dimensions unaffected by assembly processes may be inspected at final visual inspection or as a part of incoming (receiving) inspection.



C.6.3.2.2 <u>Resistance to solvents</u>. Each inspection lot of marking ink will be tested prior to acceptance in accordance with MIL-STD-883, method 2015. This series of tests will be performed on each type of surface which is used as the marking surface on completed devices (e.g., silver plate, abraded nickel plate, non-abraded nickel plate, etc.). One piece of each surface type will be tested in each solvent. Each week one device or element (lid or package) representative of each of the marking surfaces of each device marked during the week will be tested in accordance with MIL-STD-883, method 2015 except that only "solvent D" is required.

- * C.6.3.2.3 <u>Internal visual and mechanical</u>. Internal visual and mechanical inspection will be performed at preseal visual inspection in accordance with the requirements of MIL-STD-883, method 2014. As a minimum, one device of each device type received at preseal visual inspection each month will be inspected.
- * C.6.3.2.4 <u>Bond strength</u>. Wire bond strength in-line inspection will be performed as a part of wire bond certification and in accordance with MIL-STD-883, method 2011. Each wire bond process (i.e., thermosonic gold, ultrasonic aluminum, thermal compressions gold, etc.) will be tested weekly. Where more than one machine exists for a specific process, the test sample will be rotated between machines such that all machines are tested at least once during each 13 week period when in operation. At the time of certification, an additional minimum 10 wires total (15 wires for Class K) will be bonded in the certification sample part(s). After completion of certification bond pulls, the parts with the additional 10 wires (15 wires for Class K) intact will be preconditioned for 1 hour at +300°C minimum in either air or an inert atmosphere followed by destructive pull tests. Bond strength requirements (i.e., minimum pull forces) will be as specified in Table C-Xb-1. No failures are allowed.
- * C.6.3.2.5 <u>Die shear</u>. Die shear testing will be performed on two devices as a part of group C inspection (i.e., first lot and any element attach changes). Die shear testing during group C will be performed in accordance with MIL-STD-883, method 2019.
- * C.6.3.2.6 <u>Solderability</u>. Solderability testing will be performed as a part of incoming inspection (i.e., package evaluation) as follows:

Packages will be temperature aged to one of the following conditions prior to performing the solderability test.

 6 ± 0.5 hours at $T_A = +250^{\circ}C, \pm 10^{\circ}C$ 22 ±1 hours at $T_A = +200^{\circ}C, \pm 8^{\circ}C$ 160 ±8 hours at $T_A = +150^{\circ}C, \pm 6^{\circ}C$

- * When the device process flow includes an operation in which the package lead finish is changed prior to delivery of the device (i.e., a solder coating is applied), this operation will be performed on the package evaluation sample packages subsequent to the temperature aging. Following the temperature aging (and the lead finish application, if applicable), the sample packages will be solderability tested in accordance with MIL-STD-883 Method 2003 including an 8-hour (± 0.5 hour) steam aging.
- * C.6.3.2.7 <u>Seal</u>. Seal tests will be performed in accordance with MIL-STD-883, method 1014. One-hundred percent testing will be performed on all devices between final electrical test and external visual.
- * C.6.3.3 <u>Group C inspection</u>. Group C inspection will be performed only on the first inspection lot submitted for inspection and as required to evaluate or qualify changes. Group C inspection will be performed in accordance with Table C-Xc under the PI column and as outlined herein. For QML qualification, refer to section C.7 of this specification.
 - NOTE: The qualifying activity may approve alternate test plans for small lots of devices for group C inspection.



C.6.3.3.1 General.

- a. Group C sample selection: Samples for group C will be drawn from the first inspection lot submitted.
- b. Subgroup sampling: Subgroup 1 samples (or electrical rejects or mechanical samples, see C.6.2.6) will be used for the subgroup 3 and subgroup 4 tests.
- c. Limited usage samples: (See C.6.2.1 for group C production start-up). A minimum of five devices will be subjected to subgroup 2 when all three criteria listed below are met. A sample of 22 devices shall be selected otherwise.
 - (1) A maximum of 500 devices in a single order against a contractor-prepared document.
 - (2) A maximum of 2000 devices acquired against a contractor-prepared document on a given equipment-acquisition contract or program.
 - (3) A maximum of 2000 devices acquired against a contractor-prepared document during a 12 month period for a given device and manufacturer.
 - d. Tests will be performed in the order specified in Table C-Xc.

C.6.3.3.2 <u>Wire bond strength for option 1 PI product qualification</u>. Two devices minimum will be tested to assure conformance to the applicable requirements of MIL-STD-883, method 2011. Sample criteria will be based on the number of wires pulled using a sample size (accept number) of 22(0) for Class H and a sample size (accept number) of 45(0) for Class K devices. If the 45(0) requirement for Class K cannot be met with two devices then all wires in two devices will be pulled with a minimum of 22 wires being pulled with zero failures. Sample wires will include one wire from each type transistor, diode, capacitor, and resistor chip; 3 wires from each type of integrated circuit; and 5 wires from package leads as applicable. For test conditions F and H, test 3 dice for each method of interconnection, or all flip chips and beam lead dice, if less. The minimum allowable bond strength will be the post seal bond strength requirements of MIL-STD-883, method 2011.

C.6.3.3.3 <u>Element shear for option 1 PI product qualification</u>. The element (die/chip) shear test will be performed to a quantity (accept number) 22(0) of the elements in the devices or all elements in the two sample devices, whichever is less. The shear sample will be uniformly divided among all element types (or all elements, if less) in the device and will be performed in a minimum of two devices. The sample will include typical resistor, capacitor, integrated circuit, and discrete semiconductor elements. Alternative element shear may be conducted in accordance with C.7.6.4.11.1.

*

*

*



* TABLE C-Xc. Group C testing.

Subgroup	Cla	ass	Test		MIL-STD-88	3	Quantity	Reference
				Method	Cond	litions	(accept	paragraph
	К	Н			PI	QML	number)	
	Х	Х	External visual	2009			5(0)	
1	Х	Х	PIND	2020	N/A	A or B, <u>1</u> / 5 passes		C.7.6.4.1
	Х		Temperature cycling	1010	C, 20 cycles	C, 100 cycles		C.7.6.4.2
		х	Temperature cycling or	1010 or 1011	C, minimum or	C, 100 cycles		C.7.6.4.2
		Х	Thermal shock		A, minimum	N/A		
	Х	Х	Mechanical shock and/or	2002 and/or	B, Y1 direction or	B, Y1 direction and		C.7.6.4.3
	х	х	Constant acceleration	2001	3000 g's, Y1 direction	5000 g's, Y1 direction		C.7.6.4.4
	Х	Х	Seal (fine and gross)	1014				
	Х	Х	PIND	2020	N/A	A or B, 1 pass		C.7.6.4.1
	х	х	Visual examination	1010				C.7.6.4.5
	х	х	End-point electrical	<u>2</u> /				C.7.6.4.6
2	X	X	Steady-state life test	1005	1000 hours at +125°C or equivalent in accordance with 1005	1000 hours at +125°C or equivalent in accordance with 1005	22(0) or 5(0) <u>3</u> /	C.7.6.4.7
	X	x	End-point electrical	<u>2</u> /			2	C.7.6.4.6
3	Х	Х	Internal water vapor content	1018			3(0) or 5(1) <u>4</u> /	C.7.6.4.8
4	Х	Х	Internal visual and mechanical	2014	Option 1 only		2(0) <u>4</u>	C.7.6.4.9
	Х	Х	Wire bond strength	2011	Option 1 only			C.7.6.4.10 C.6.3.3.2
	Х	Х	Element shear	2019 or 2027	Option 1 only			C.7.6.4.11 C.6.3.3.3

- <u>1</u>/ Manufacturer's option.
 <u>2</u>/ In accordance with the applicable device specification.
 <u>3</u>/ When group C, subgroup 2 is being performed for QML qualification or limited PI or class I changes only, a sample size (accept number) of 5(0) may be used.
- 4/ Subgroups 3 and 4 samples will have received subgroup 1 environmental exposure. Subgroup 3 samples may be used to perform subgroup 4 tests.



C.6.3.4 <u>Nonconformance</u>. Should failure occur in any of the above in-line inspections, an analysis to determine cause will be performed and corrective action, as necessary, will be imposed. The cause of failure, applicable corrective action, and disposition of product affected by the failure will be documented. This documentation will be available for qualifying and acquiring activity review.

C.6.4 <u>Option 2 (end-of-line)</u>. Option 2 CI and PI will be satisfied by end-of-line inspections and tests in accordance with C.6.4.1 through C.6.4.5.

C.6.4.1 <u>Group A electrical testing</u>. Group A testing will be performed in accordance with Table C-Xa, C.6.3.1 through C.6.3.1.4 and the applicable device acquisition specification.

C.6.4.2 <u>Group B inspection</u>. Group B inspection will be performed on each inspection lot for each package type and lead finish in accordance with Table C-Xb and C.6.4.2.1 through C.6.4.2.6.

- * C.6.4.2.1 <u>Internal visual and mechanical</u>. The criteria for internal visual and mechanical examination will be the general requirements for design and construction, the requirements of the device acquisition specification and confirmation that the actual device construction is in accordance with the design documentation on file.
- * C.6.4.2.2 <u>Bond strength</u>. Destructive wirebond pull tests will be performed in accordance with MIL-STD-883, method 2011 and as follows. Testing may be accomplished in-line anytime after device wire bonding. Coupons which simulate actual production processes and materials may be used in lieu of actual product.
 - a. Two devices will be preconditioned and tested.
 - b. Sample devices will be preconditioned for one hour minimum at +300°C minimum in either air or an inert atmosphere.
 - c. Sampling criteria will be based on the number of wires pull tested using a sample size (accept number) as follows:
 - 1. Class H: 22(0) wires, 11 wires each device (or all wires if less).
 - 2. Class K: 44(0) wires, 22 wires each device (or all wires if less).
 - d. Sample wire locations will include wires from the following device locations as applicable:
 - 1. One wire from each type transistor, diode, capacitor, and resistor chip/die.
 - 2. Three wires from each type integrated circuit.
 - 3. Five wires connecting to package leads.
 - e. The minimum allowable bond strength will be in accordance with Table C-Xb-1.

TABLE C-Xb-1. Bond strength requirements.

Gold or aluminum wire diameter, X (inches)	Minimum bond strength (grams)
X < 0.001	0.5
X = 0.001	1.0
0.0001 < X ≤ 0.003	(The MIL-STD-883 method 2011, table I, post seal
	requirement) minus 1 gram
0.003 < X	(The MIL-STD-883 method 2011, figure 2011-1, post
	seal requirement) minus 10 percent



- * C.6.4.2.3 <u>Die shear strength</u>. The element (die/chip) shear test will be performed to a quantity (accept number) of 22(0) of the elements in the devices or all elements in the two sample devices, whichever is less. The shear sample will be uniformly divided among all element types (or all elements, if less) in the device and will be performed in a minimum of two devices. The sample will include typical resistor, capacitor, integrated circuit, and discrete semi-conductor elements. Alternative element shear may be conducted in accordance with C.7.6.4.11.1.
- * C.6.4.2.4 Solderability. At least 15 leads (or all leads, if less) will be randomly selected, identified and tested.
- * C.6.4.2.5 <u>Seal (fine and gross)</u>. This test is not required if the 100 percent seal test screening is performed between the final electrical test and external visual.
- * C.6.4.2.6 <u>Electrostatic discharge (ESD)</u>. This test will be performed for initial qualification and product redesign as a minimum, or the device will be considered Class 1.

Subgroup	oup Class		Test	MIL-STD-883		Quantity	Reference
	Κ	Η		Method	Condition	(accept number)	paragraph
1	Х	Х	Physical dimension	2016		2(0)	
2			Not Used				
3	Х	Х	Resistance to solvents	2015		3(0)	
4	Х	Х	Internal visual and mechanical	2014		1(0)	C.6.4.2.1
5	X	Х	Bond strength: a. Thermocompression b. Ultrasonic or wedge c. Flip-chip d. Beam lead	2011	C or D C or D F H	2(0)	C.6.4.2.2
6	Х	Х	Die shear strength	2019		2(0)	C.6.4.2.3
7	Х	Х	Solderability	2003	Solder temperature +245°C <u>+</u> 5°C	1(0)	C.6.4.2.4
8		Х	Seal: a. Fine b. Gross	1014	A or B C or D	15(0)	C.6.4.2.5
9	X	Х	ESD: a. Electrical parameters b. ESDS c. Electrical parameters	3015	Group A-1 Group A-1	3(0)	C.6.4.2.6

* TABLE C-Xb. Group B testing (option 2 only).

C.6.4.3 <u>Group C inspection</u>. Group C inspection will be in accordance with C.6.3.3 except Table C-Xc, subgroup 4 tests are not required.

C.6.4.4 <u>Group D inspection</u>. Group D inspection will be performed on the first inspection lot submitted and at intervals not exceeding 26 weeks for additional inspection lots (except as modified in paragraphs C.6.4.4.4 and C.6.4.4.5). Group D inspection will be performed in accordance with Table C-Xd and C.6.4.4.1 through C.6.4.4.5.

NOTE: This testing may be accomplished during package evaluation at incoming inspection and need not be repeated.

C.6.4.4.1 <u>Samples</u>. Sealed empty packages that have been subjected to the handling and stress conditions of screening may be used for group D testing.

C.6.4.4.2 End point electrical measurements. End point electrical measurements are not required.



C.6.4.4.3 <u>Lead integrity</u>. Lead integrity testing will be performed on 15 leads minimum or all leads if there are fewer than 15 leads per device package.

*

C.6.4.4.4 <u>Subgroup 3</u>. Verify complete package (may verify case and cover separately) for compliance with subgroup 3. Corrosion in the internal cavity area is not cause for rejection. This test is performed one time for Class H and at 26 week intervals for Class K unless a change in material or plating is made.

C.6.4.4.5 <u>Subgroup 4</u>. For metal cases with leads separated by an insulator, measure insulation resistance between the metal body of the case and the leads that are isolated from the case. This test does not apply to non-metallic cases. This test will be performed once for Class H unless a change in insulator material is made, and on every Group D lot for Class K.

Subgroup	Test		MIL-STD-883	Quantity	Reference
	Ν		Method Condition		paragraph
1	Thermal shock	1011	С	5(0)	
	Stabilization bake	1008	+150°C, 1 hour	5(0)	
	Lead integrity	2004 2028	B2 (lead fatigue) D (leadless chip carrier) B1 for rigid leads (pin grid array leads)	1(0)	C.6.4.4.3
	Seal: a. Fine b. Gross	1014	A or B C or D	5(0)	
2	Not Used				
3	Salt atmosphere	1009	A	5(0)	C.6.4.4.4
4	Metal package isolation	1003	600 V dc 100 nA maximum	3(0)	C.6.4.4.5

TABLE C-Xd. Group D package related tests.

*

C.6.4.5 <u>Nonconformance</u>. Lots which fail subgroup requirements of groups A, B, C, and D may be resubmitted in accordance with the provisions of C.6.4.5.1. A failed lot which is reworked or is rescreened (resubmittal to inadvertently missed process steps is not considered a rescreen) may not be resubmitted to the failed subgroups (and must be counted as a failure) for periodic groups B, C, and D PI coverages. The lot may be resubmitted only to the failed subgroup to determine its own acceptance. If a lot is not resubmitted or fails the resubmission, the lot will not be shipped and the compliant marking and all references to MIL-PRF-38534 will be removed.

C.6.4.5.1 <u>Resubmission of failed lots</u>. Resubmitted lots will be kept separate from new lots and will be clearly identified as resubmitted lots. When any lot submitted for CI and PI fails any subgroup requirement of groups A, B, C, and D tests, it may be resubmitted once for that particular subgroup at double the sample size with zero failures allowed. A second resubmission using double the initial sample size with zero failures allowed is permitted only if failure analysis is performed to determine the mechanism of failure for each failed device from the prior submissions and it is determined that failure is due to:

- a. A defect that can be effectively removed by rescreening the entire lot, or
- b. Random type defects which do not reflect poor basic device design or poor basic processing procedures.

In all instances where analysis of the failed devices indicates that the failure mechanism is due to poor basic processing procedures, a basic design fault, or nonscreenable defects, the lot will not be resubmitted.



C.7 QUALIFICATION

C.7.1 <u>Description of Qualification</u>. The following criteria have traditionally been used to qualify all processes and materials used in the manufacture of chip and wire devices. It may not, however, be adequate for all or new technologies, in which case it should be used as a starting point for developing a qualification program. These criteria are intended to be used to characterize all process and materials used in the manufacture of the device. These criteria will be used to determine the acceptability of the processes and materials. All parts built using processes and materials that have successfully completed characterization and have been verified by the Qualifying Activity are considered qualified.

C.7.2 Rework <u>qualification</u>. Devices containing any unqualified rework will not be shipped until the rework has been successfully qualified. The rework and repair provisions will apply.

C.7.2.1 <u>Qualification of rework</u>. If any rework is to be qualified, and unless otherwise allowed, the manufacturer will build a qualification lot of reworked devices in which certified rework processes are performed. Standard evaluation circuits may be used. Qualification of rework by this method will require qualifying activity approval of the test plan and ATT prior to assembly of the lot.

C.7.2.2 <u>Delid/relid rework qualification procedures</u>. If delid/relid rework is to be qualified, a qualification lot of delidded/relidded devices will be assembled that includes adequate devices for five qualification samples plus reserve units. Qualification of two or more delid/relid cycles require that the samples be delidded and relidded N+1 times to qualify "N" delid/relid cycles. The N+1 delid/relid rework operations will be performed on qualification devices that have been fully screened. In addition to the original screen, there will be N screens performed for N+1 delid/relid operations. The final screen will occur after the last delid/relid cycle. Note that one delid/relid qualification will require no additional delid/relid operation.

C.7.2.3 <u>Alternate qualification procedures for die/wire bond rework</u>. The manufacturer may elect to review the initial production lot(s) from which qualification samples are selected for the occurrence of certified rework processes. The devices containing the rework to be qualified will be among those selected for qualification. If the amount of rework that was performed does not meet the sample size requirements, then additional die/bond rework will be performed on the selected rework samples or more rework samples to meet the minimum sample size requirements. If the initial qualification does not cover all certified rework, then subsequent production lot(s) will be reviewed for the occurrence of the unqualified rework until all certified rework is qualified. Delid/relid rework will not be qualified by these procedures.

C.7.3 <u>Qualified manufacturers list (QML) qualification lot</u>. The manufacturer may elect to perform the QML qualification in accordance with paragraph C.7.6 on an inspection lot of shippable product; or the manufacturer may choose to build a lot of devices specifically for QML qualification, and test them in accordance with paragraph C.7.6. Devices specifically built for QML qualification may either be actual product or standard evaluation circuits. Any actual products from the qualification lot are shippable as a compliant product after successful completion of qualification tests, subgroups 1, 3, 5, and 7 of Table C-Xb, and Table C-Xd tests.

C.7.4 <u>Qualification test requirements</u>. QML qualification will be accomplished by successful performance of group C testing as specified herein. For options 1 and 2, the group C testing will be the QML qualification tests and inspections specified in Table C-Xc, under the QML column.

C.7.5 <u>Qualification to electrostatic discharge sensitivity (ESDS) classes</u>. Initial qualification to an ESDS class or requalification after redesign will consist of qualification to the appropriate quality and reliability level (Class K or H) plus ESDS classification in accordance with method 3015 of MIL-STD-883. ESDS classification levels and associated marking are defined herein.

NOTE: Manufacturers may, at their option, classify devices as class 1 without performing the ESD sensitivity test based on their own history, judgment, or performance. ESD classification can be determined either by testing the devices using MIL-STD-883 Method 3015 or marking to the lowest electrostatic voltage class level of the active devices ESDS classified in accordance with MIL-PRF-38535 that are accessible to the leads of the devices. Support data (from device tests or ICD manufacturers' ESD results) will be retained by the device manufacturer for device types compliant with this specification.



C.7.6 <u>QML-38534 qualification</u>. All tests, test methods, test conditions, and limits will be in accordance with MIL-STD-883 and as specified herein. If a qualification lot is withdrawn due to (1) failing to meet qualification requirements or (2) lack of failure analysis, corrective action, and (3) no retesting is performed, the certification of the process or material (or both) to be covered by that qualification will be removed by the qualifying activity.

NOTE: The device manufacturer has the right to select not to use any solution or solvent identified within this specification or related specifications that has also been identified by the American Congress of Government Industrial Hygienists as being a potential or suspect carcinogen. Where the device manufacturer elects not to use a material, he must notify the acquiring or qualifying activities and the customer in writing in clear, unambiguous language not subject to misinterpretation that this right has been exercised.

C.7.6.1 <u>Qualification eligibility</u>. All processes to be qualified and which are to be included on QML-38534 must have been certified by the qualifying activity in accordance with 4.5.1.2.

* C.7.6.2 <u>Test samples</u>. Devices used for qualification will have been assembled using certified process (or as allowed by the Qualifying Activity) and screened in accordance with the applicable sections of C.6 herein. Qualification tests will be performed at facilities which have laboratory suitability granted by the qualifying activity or approved by the manufacturer's TRB. DSCC Form VQH-42H, Device Product Baseline, or its equivalent, will be used to baseline the specific processes and materials used in the qualification device.

C.7.6.2.1 <u>Standard evaluation circuits</u>. The manufacturer may elect to design and build a functional standard evaluation circuit (device) in lieu of utilizing actual product. If qualification is to be performed on a lot of devices built specifically for QML qualification, the device will be representative of the physical complexity of the product that will be covered by its testing. Standard evaluation circuits will not be used for group C PI product qualifications.

* C.7.6.2.2 <u>Sample selection</u>. The sample size for each test is listed in the corresponding subgroups of the group C Table C-Xc. Except for designated rework and nonfunctional devices, test samples will be randomly selected from the inspection lot. The manufacturer will retain a sufficient number of test devices from the lot to designate reserve samples.

C.7.6.2.3 <u>Rework samples</u>. For approval of rework qualification, the rework sample will be prepared in accordance with the manufacturer's baselined rework procedure. Three out of five devices tested in group C, subgroup 1 will have undergone the rework to be qualified. Two out of the three (3(0)) devices tested in group C, subgroup 3 will contain the rework to be qualified. One of the two devices tested in group C, subgroup 4 will contain the rework to be qualified. The die and wire sample size requirements of C.7.6.4.10 and C.7.6.4.11 will be applied to reworked wirebonds and replaced die. Each rework method will be considered a different process.

C.7.6.2.4 <u>Nonfunctional samples</u>. Electrical rejects from final electrical testing in screening can be used in any subgroup of qualification tests where electrical testing is not required (e.g., for group C3, the rejects shall be subjected to group C1 prior to testing to group C3).

C.7.6.2.5 <u>Disposition of samples</u>. Samples destructively tested during qualification testing will be submitted to the qualifying activity with the qualification test report. Other devices in the qualification inspection lot will be disposed of.

C.7.6.3 Test failures.

*

C.7.6.3.1 <u>Resubmission of failed samples or lots (or both)</u>. Unless otherwise specified (C.7.6.4.8.1), resubmission of failed samples or additional samples from the same production lot are not allowed unless such failures are due to equipment or operator errors in accordance with Appendix A. Notification of the qualifying activity is required.

C.7.6.3.2 <u>Failures</u>. All test failures will be reported to the qualifying activity, along with (if applicable) the resulting failure analysis and corrective actions needed to assess gualification status or alternatives.

C.7.6.4 <u>Technology capability verifications</u>. Table C-Xc under the QML column and C.7.6.4.1 through C.7.6.4.11 detail the testing requirements for qualification for both Class H and Class K devices.



C.7.6.4.1 <u>PIND</u>. The devices will show no evidence of loose particles. Any device showing loose particles when tested as specified herein will be analyzed. Failure of PIND will not jeopardize qualification provided the manufacturer demonstrates that the loose particle control is established and random samples, from product fabricated using the baselined process, are PIND tested after corrective action implementation. These random samples will have been screened (see C.5). The retest requirements will be determined based on the nature of the changes made as a result of the corrective action. Compliant Class H will receive 100 percent PIND screening until the manufacturer demonstrates to the qualifying activity that these requirements are met.

C.7.6.4.1.1 <u>Loose particle recovery</u>. The loose particles that caused the failures will be recovered and analyzed for the cause and source. If the analysis fails to locate the particles causing failure, the device will be carefully delidded and examined in an attempt to locate the particles. Captured particles will be evaluated at 30X minimum and the offending portion of the process will be identified and corrected.

C.7.6.4.2 <u>Temperature cycling</u>. Thermal shock, MIL-STD-883, method 1011, will not be used as a substitute for temperature cycling for QML qualification.

C.7.6.4.3 <u>Mechanical shock</u>. When QML qualification is being performed, constant acceleration is not an option in place of mechanical shock. Both tests are required for qualification.

C.7.6.4.4 <u>Constant acceleration</u>. For QML qualification, a stiffener plate (e.g., .125 inch (3.18 mm) aluminum) may be attached to the base of the package to prevent damage due to "oil canning" of the package.

C.7.6.4.5 <u>Visual examination</u>. The visual examination will be in accordance with the procedure given within MIL-STD-883, method 1010 or 1011.

*

- C.7.6.4.6 <u>Electrical requirements</u>. Electrical end points will be measured (and recorded when required) before starting and after completion of all tests in subgroups 1 and 2 of group C tests. Data from Group A or final electrical test may be used as the initial end point electrical before starting subgroup 1 and 2. Electrical end-point limits, life test conditions, and intermediate measurement requirements will be specified as required by the applicable device acquisition specification. Test samples which require variable data will be serialized prior to tests.
- * C.7.6.4.7 <u>Steady-state life test</u>. Steady-state life testing will be performed on each initial lot of each device type. If group C, subgroup 2 testing is being performed for QML qualification only, the sample size will be five with zero failures allowed. In addition, if group C2 testing is being performed for QML qualification only and life test has previously been completed, a 1000-hour bake at +150°C followed by end-point electrical testing may be performed in lieu of steady-state life testing.
- C.7.6.4.8 Internal water vapor. An internal water vapor content sample of three devices (zero failures) or five devices * (one failure) will be selected from the subgroup 1 sample. The use of electrical rejects or representative mechanical samples is permissible provided these samples have seen, as a minimum, the environmental exposures required in subgroup 1 (i.e., temperature cycle or thermal shock, mechanical shock or constant acceleration and seal tests as applicable). If the internal water vapor content exceeds 5000 ppmv at +100°C on more than one device, an additional 3(0) or 5(1) fully screened samples from the same lot will be subjected to 10 cycles (20 cycles for Class K) of MIL-STD-883, method 1010 temperature cycling, condition C, (or the optional 15 cycles of thermal shock, condition A for Class H). Following temperature cycling (or thermal shock), the samples will be tested for internal water vapor content. The RGA data from both sets of testing will be submitted to the qualifying activity for review and disposition. Other gas species present in quantities greater than 100 parts per million volume (0.01 percent) will be reported. If the sample size (accept number) of 5(1) is used and the sample contains one (1) failure, then the manufacturer shall perform an engineering evaluation of the failure. The evaluation, as an example, may include data to support materials used, element evaluation of materials, cure process time and temperature, bake-out process, seal chamber environment, seal process, adequacy of hermeticity test process, trend analysis, historical data review, or the consideration of other gases present. The engineering evaluation data will be available for review. Different circuits in the same package type and with an equal quantity (or fewer) elements and the same materials may be qualified by similarity to the qualified test sample.

C.7.6.4.8.1 <u>Correlation testing for internal water vapor</u>. At the manufacturer's option, if the initial test samples (three or five devices) fail internal water vapor, a second complete sample may be tested at an alternate laboratory that has been issued suitability by the qualifying activity. An additional three samples will be held by the manufacturer until final disposition of the test report. If this test passes, the devices and data from both test submissions will be submitted to the qualifying activity for review of internal water vapor criteria.



C.7.6.4.9 <u>Internal visual and mechanical</u>. In addition to the criteria of MIL-STD-883, method 2014, this inspection will verify that no damage has occurred to and no contamination is present on the elements and substrate.

C.7.6.4.10 <u>Wire bond strength for QML qualification</u>. Two devices minimum will be tested to assure the post seal bond strength requirements of MIL-STD-883, method 2011. The bond strength test will be performed on a sample size (accept number) of 15(0) bond wires for each wirebond process (including each rework method outlined in C.7.6.4.10.1 as a separate process) and material (wire metallization) present in the device. Each 15 piece sample of wires will contain an even distribution of all wire sizes that can be qualified by that sample. No failures will be allowed. Additional devices will be added, if necessary, to meet the required wire sample size. The test wires will be predesignated.

C.7.6.4.10.1 <u>Wire bond strength for QML rework qualification</u>. Each of the following wirebond rework methods will be considered as separate methods requiring QML qualification:

- a. Gold ball bonds on substrate wires.
- b. Gold ball bonds on crescent bonds.
- c. Gold ball bonds on top of gold ball bonds.

C.7.6.4.11 <u>Element shear for QML qualification</u>. Two devices minimum will be tested to assure the die shear strength requirements of MIL-STD-883, method 2019. The die shear test will be performed to a quantity (accept number) of 22(0) minimum of the elements in the devices or a quantity (accept number) of 5(0) elements for each element attach process (including element replacement as a separate process) and material present in the device. The materials considered will include the attach medium, element backing, and substrate/package attach area surface. Each five-piece sample of elements will contain an even distribution of all element sizes that can be qualified by that sample. No failures will be allowed. Additional devices will be added if necessary to meet the required element sample size. The test elements will be predesignated.

C.7.6.4.11.1 <u>Alternative to element shear testing</u>. The manufacturer may utilize MIL-STD-883, method 2027 to test the strength of organic and solder/alloy attachments on selected elements, except that the accept/reject criteria shall be based on an acceleration on the element of 50,000 g's in the Y1 direction (i.e., the minimum acceptable pull strength shall be 50,000 times the weight of the element).

NOTE: This alternative test is only appropriate for elements whose element thickness or mass is small in proportion to the area of attach (e.g., 10 mil thick GaAs die). The acceptance level is more severe than die shear testing for many element types. In cases where the element is relatively massive compared to the attachment area (e.g., tantalum capacitors) this method will give a false indication of die attach strength, pass or fail.



This appendix has been deleted. The appendix letter will be held for future use.



GENERIC DESIGN AND CONSTRUCTION CRITERIA

E.1 SCOPE

E.1.1 <u>Scope</u>. This appendix is intended to present the generic design and construction criteria which will be addressed by the manufacturer. The criteria of this appendix may be modified as described in this specification. Compliance with this appendix is not mandatory, however, manufacturers must be able to demonstrate a design and construction system that achieves as least the same level of quality as could be achieved by complying with this appendix.

E.1.2 <u>Description of Appendix E</u>. This appendix will describe the generic design and construction criteria of this technology and is presented as requirements for conformance.

TABLE OF CONTENTS

SCOPE	62
APPLICABLE DOCUMENTS	62
REWORK LIMITATIONS	62
DESIGN AND CONSTRUCTION	66
MAJOR CHANGES	69
	APPLICABLE DOCUMENTS REWORK LIMITATIONS DESIGN AND CONSTRUCTION

E.2 APPLICABLE DOCUMENTS

E.2.1 <u>Government specifications, standards, and handbooks</u>. The following standard forms a part of this document to the extent specified herein. Unless otherwise specified, the issue of this document is that listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation.

STANDARDS

*

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Unless otherwise specified copies of military standards are available from the Standardization Documents Order Desk,
 Building 4D, 700 Robbins Avenue, Philadelphia, PA 19111-5094. Copies of military standards are also available online from the Acquisition Streamlining and Standardization Information System (ASSIST) at http://astimage.daps.dla.mil/online/new/.

E.3 REWORK LIMITATIONS

* E.3.1 <u>Description of the rework limitations</u>. This section describes a typical rework program, including limitations and testing required to ensure that reworked devices are capable of meeting the performance requirements of this specification.

E.3.2 <u>Rework and repair provisions</u>. All rework and repair permitted on devices will be accomplished in accordance with procedures and safeguards documented in accordance with Appendix A. This documentation will reflect the processes, procedures, and materials to be used including verification or test data. Each process or procedure will be designated as rework or repair. This documentation will indicate that a decision to rework is made solely by the manufacturer while a repair decision will be made with the concurrence of the customer except for repairs permitted by this specification. A typical example of rework is the removal of a defective element and replacement with a new element. An example of repair is the use of an organically attached molytab to replace a previously alloy attached semiconductor element.



E.3.2.1 General rework and repair provisions.

- a. All temperature excursions during any rework or repair will not exceed the baselined rework or repair limitations. Time and temperature limits will be specified.
- b. Replate of package sealing surface on delidded packages is not permitted.
 - c. The minimum distance between the glass to metal seals and the package sealing surface will be at least .040 inch (1.02 mm) after final seal to prevent damage to lead seals by welding adjacent to them. (Applies to seam welding only.)
 - d. For Class H devices, any device that is reworked or repaired after preseal visual inspection will be subjected to full screening or rescreening as applicable. If a device has not been subjected to a given required screen prior to rework or repair, then that device must be subjected to that screen after rework or repair. If a device has been subjected to a given screen prior to rework or repair, then that device must be subjected to that screen after rework or repair. If a device has been subjected to a given screen prior to rework or repair, then rescreening applies as follows:
 - (1) Preseal visual inspection. Inspect for general damage (low magnification in accordance with MIL-STD-883, method 2017 and method 2032) which might have been caused by the rework or repair and perform a complete method 2017 or method 2032 inspection of the reworked or repaired element or area (e.g., replaced die, wirebonds, etc.).
 - (2) Temperature cycle or shock, mechanical shock or centrifuge, seal, and external visual. Rescreen all rework or repair devices 100 percent.
 - (3) Burn-in. Devices delidded to rework package seal failures do not require burn-in rescreen. Devices which have had elements reworked have been wirebonded or rewirebonded or have been active trimmed/tuned require 100 percent burn-in rescreen.
 - e. Class K devices that are reworked or repaired prior to sealed burn-in shall be (re)screened as follows:
 - (1) If no active elements or wirebonds affecting them have been replaced, full (re) screening shall apply with the following allowances:
 - a. Only the replacement wires need be nondestructively pull tested.
 - b. Pre-seal burn-in need not be repeated.
 - c. Post-seal burn-in may be reduced to 240 hours at 125 °C, or at the time temperature equivalent, provided total pre-seal burn-in on active devices is 320 hours or at the time temperature equivalent.
 - (2) If active elements or wirebonds affecting them have been replaced, full (re) screening shall apply with the following allowances:
 - a. Only the replacement wires need be nondestructively pull tested.
 - b. Pre-seal burn-in need not be repeated.
 - c. Total burn-in (pre-seal plus post-seal) shall be 320 hours at 125 °C, or at the time temperature equivalent.

*

*

*

*



- * f. Class K devices that are reworked or repaired after sealed burn-in.
 - (1) If no active elements or wirebonds affecting them have been replaced, full (re) screening shall apply with the following allowances:
 - a. Only the replacement wires need be nondestructively pull tested.
 - b. Pre-seal burn-in need not be repeated.

*

*

- c. Sealed burn-in may be reduced to 240 hours at 125 °C, or at the time temperature equivalent if burn-in was previously performed.
- (2) If active elements or wirebonds affecting them have been replaced, full (re) screening shall apply as follows:
 - a. Only the replacement wires need be nondestructively pull tested.
 - b. Pre-seal burn-in need not be repeated.
 - c. Burn-in (pre-seal plus post-seal) shall be 320 hours at 125 °C, or at the time temperature equivalent.
- * g. When flux is required for rework or repair, the specific flux and detailed procedures for its use and subsequent special cleaning operations will be documented and approved in accordance with Appendix A.
- * h. Replacement elements will not be bonded onto the chip element they are to replace.
- Rework of a wafer (i.e., the strip and redeposition of a layer in order to correct a nonconformance to a specification limit) will not be allowed. Additional etch to correct a nonconformance to a specification limit, photoresist strip and recoat, or processing to continue or finish incomplete processing, will not be considered rework. For Class K, additional deposition of oxidation, glassivation, or any interconnect layers (e.g., polysilicon, aluminum, etc.) will not be allowed.

E.3.2.2 <u>Element wire rebonding</u>. Wire rebonding of elements other than substrates, thick film elements, capacitors, and package posts will be permitted with the following limitations:

- a. No scratched, voided, or discontinuous paths or conductor patterns on an element will be repaired by bridging with or addition of bonding wire or ribbon.
- b. All rebonds will be placed on at least 50 percent undisturbed metal (excluding probe marks that do not expose underlying oxide). No more than one rebond attempt at any design bond location will be permitted. No rebonds will touch an area of exposed oxide caused by lifted or blistered metal. Bond-offs required to clear the bonder after an unsuccessful bond attempt need not be visible, will not be cause for reject and will not be counted as a rebond. For Class K, the total number of rebond attempts (exclusive of element replacement or tuning wire replacement) will be limited to a maximum of 10 percent of the total number of bonds in the device. The 10 percent limit on rebond attempts may be rounded to the nearest whole number to the 10 percent value.

E.3.2.3 <u>Substrate, thick film elements, capacitors, and package post wire rebonding or repair</u>. Wire rebonding on substrates and package posts will be permitted with the following limitations:

- a. Scratched, open, or discontinuous substrate metallization paths or conductor pattern on a substrate, not caused by poor adhesion, may be repaired by bridging with or by addition of bonded conductors having current carrying capacity at least 3.5 times the maximum calculated operating load current for the conductor or 3.5 times the current capacity of the wire bond connection terminating on the damaged conductor path. The quantity of repairs will be limited to one for each one-half square inch or fraction thereof of substrate area. This repair is not applicable to thick film elements, capacitors, or package posts.
- b. No rebonds will be made over intended bonding areas in which the top layer metallization has lifted, peeled, or has been damaged such that underlying metallization or substrate is exposed at the immediate bond site.



E.3.2.4 <u>Compound bonding</u>. Compound bonding is permitted only as follows:

- a. When required for design, rework, or repair, gold compound bonds will be limited to one bond over the original bond, wire, or ribbon.
- b. Only monometallic compound bonds of the same size wire or ribbon are permitted (i.e., the original bond wire and that used for compound bonding must be the same material).
- c. For rework or repair, the maximum number of compound bonds will not exceed 10 percent of the total number of wires.
- d. For rework or repair, a corrective action system must be utilized in order to reduce the number of compound bonds.
- e. For rework or repair, all compound bonds will be 100 percent nondestructive pull tested in accordance with MIL-STD-883, method 2023.
- f. A compound bond will not be used to connect two wires.

*

g. All compound bonds will meet the visual criteria in MIL-STD-883, method 2017.

E.3.2.5 <u>Element replacement</u>. Element replacement will be permitted with the following limitations:

- a. Any polymer attached element may be replaced two times at a given location on any device. Any element attached with polymer to metal other than substrate metallization (e.g., pedestals, ribs, carriers, etc.) may be replaced four times at a given location. The number of polymer attached tuning element replacements will be defined in the manufacturers' baseline documentation, and approved by the qualifying activity.
- b. Any metallic attached element may be replaced one time at a given location.
- c. Any metallic attached element onto a plated tab where the tab is attached to a substrate with a higher temperature metallic attach process may be replaced two times.
- d. Substrates may be removed, replaced, or put into a new package one time. This restriction does not apply to substrates attached into a package using mechanical fasteners.

E.3.2.6 <u>Seal rework</u>. The use of polymers to effect, improve, or repair any hermetic package seal will not be permitted.

E.3.2.6.1 <u>Lid seal rework</u>. It will be permissible to perform seal rework without delidding on devices that fail fine leak testing one time, only if tracer gas is included during the original sealing operation and under all of the following conditions:

- a. Fine leak testing, without pressurization (bomb), must be performed immediately after sealing prior to any other test.
- b. Devices will be stored in a nitrogen environment for a maximum of 4 hours between initial seal and reseal without replacing the cover.
- c. Devices will be submitted to a predetermined vacuum bake prior to reseal.
- d. Solder sealed packages may not be reworked in accordance with this procedure.

NOTE: The above leak testing will not be used as a substitute for the fine leak testing.

E.3.2.6.2 <u>Other seal rework</u>. It will be permissible to rework other seals (e.g., feedthroughs, connectors, seal plugs, windows, etc.) at metal-to-metal interfaces on unlidded devices.



E.3.2.7 <u>Delidding of devices</u>. Devices may be delidded and relidded for rework or repair provided the delid-relid procedures, controls, and resulting data are baselined. The number of delid-relid cycles allowed will be in accordance with E.3.2.7.1 or E.3.2.7.2. Delid-relid history (i.e., traceability by lot number or serial numbers) will be maintained by the device manufacturer.

E.3.2.7.1 <u>Solder sealed devices</u>. Class H solder sealed devices may be delidded-relidded one time. Class K solder sealed devices may not be delidded-relidded.

E.3.2.7.2 <u>Welded devices</u>. Only seam sealed, overlapping pulse welded, or laser welded packages designed for delid-relid may be delidded-relidded. Devices may be delidded-relidded N times, with N = 2 maximum for Class K.

E.4 DESIGN AND CONSTRUCTION

E.4.1 <u>Description of Design and Construction</u>. This section describes a typical design and construction program used to ensure that these devices will be capable of meeting of the performance requirements of this specification.

E.4.2 <u>Design and construction</u>. Device design and construction will be in accordance with the requirements specified herein and the device acquisition specification or SMD. The design will be capable of passing all applicable tests and screens (see Appendix C).

E.4.2.1 <u>Package</u>. Devices will be hermetically sealed in glass, metal, or ceramic (or combinations of these) packages. The following provisions apply to package construction and sealing:

- a. No adhesive or polymeric materials will be used for package lid, or feedthrough, attach (or seal) or rework/repair.
- b. Polymer impregnations or secondary seal (backfill, coating, or other uses or organic or polymeric materials to effect, improve, or rework/repair the seal) on the device package will not be permitted.
- c. Flux will not be used in the final sealing process.
- d. In the case of final lid seal using a welding process, sufficient distance will be maintained between the lid seal and any glass-to-metal seal so as to preclude damage or degradation of the glass-to-metal seal.
- Package materials will be selected such that thermal expansion rate mismatches between different materials do not compromise package integrity or hermeticity during applicable temperature excursions.

E.4.2.2 <u>Polymeric materials</u>. The cure temperature of polymeric materials will not be exceeded after completion of final seal. Polymeric materials will meet the requirements of MIL-STD-883, method 5011. For materials outside the scope of method 5011, the manufacturer will develop an alternative plan.

E.4.2.3 <u>External metals</u>. External metal surfaces, other than seal weld areas, will meet the applicable corrosion resistance requirements, or will be plated to do so.

E.4.2.4 <u>Other external materials</u>. External parts, elements, or coatings including markings will be non-nutrient to fungus and will not blister, crack, flow, or exhibit defects that adversely affect storage, operation, or environmental capabilities of the device under the specified test and operating conditions.

E.4.2.5 <u>Design and manufacturing documentation</u>. Design, topography, schematic circuit information, manufacturing flowcharts, and process control documents for all devices will be available for review by the acquiring activity and the qualifying activity. This documentation will depict the physical and electrical construction of the device. Each device will be traceable to a specific part, drawing, or type number, and to the production lot and inspection lot codes under which devices are manufactured and tested (so that revisions can be identified).

E.4.2.5.1 <u>Schematic diagrams</u>. The device schematic diagram, logic diagram, or combination thereof, will be available with sufficient detail to represent all electrical elements functionally designed into the device together with their values (when applicable). For complex devices or those with redundant detail, the overall device may be represented by a logic diagram in combination with schematic details.



E.4.2.6 <u>Internal conductors</u>. Internal thin film conductors on elements (metallization stripes, contact areas, bonding interfaces, etc.) and internal wires (wires, ribbons, etc.) will be designed such that no properly fabricated conductor will experience current in excess of the maximum value calculated by the manufacturer to preclude damage or degradation to the conductors, except by design (e.g., internal fuses). The following conditions will be considered when calculating the maximum current:

- a. Calculate the current density at the point of maximum current density (i.e., greatest current per unit cross section) for the specified device type.
- b. Use a current value equal to the maximum continuous current (at full fanout for digitals or at maximum load for linears) or equal to the simple time-averaged current obtained at maximum rated frequency and duty cycle with maximum load, whichever results in the greater current value at the point of maximum current density. This current value will be determined at the maximum recommended supply voltage and with the current assumed to be uniform over the entire conductor cross-sectional area.
- c. Use the minimum allowed metal thickness in accordance with manufacturing specifications and controls including appropriate allowance for thinning experienced in the metallization step (via). The thinning factor over a metallization step is not required unless the point of maximum current density is located at the step.
- d. Use the minimum allowable actual conductor widths (not mask widths) including appropriate allowance for narrowing or undercutting experienced in metal etching.
- e. Do not include areas of barrier metals and nonconducting material in the calculation of conductor crosssection.

E.4.2.7 <u>Device finishes</u>. Tin is prohibited as a final finish and as an undercoat. The use of tin-lead finish is acceptable provided that the lead content is a minimum of 2 percent by weight.

*

E.4.2.7.1 <u>Internal element finishes</u>. Finishes on interior elements (e.g., bonding pads, posts, tabs, element backing) will be such that they meet lead and element bonding requirements and any applicable design and construction requirements. The use of pure tin is prohibited. Tin is considered to be pure if it contains less than 3% alloy material.

E.4.2.7.2 <u>External element finishes</u>. Finishes of all external leads or terminals and all external metallic package/lid elements will meet the applicable corrosion resistance requirements.



E.4.2.7.3 <u>External lead finish</u>. Lead finish thickness measurements will be taken halfway between the seating plane and the tip of the lead. The finish system on all external leads or terminals will conform to one of the following:

- a. Hot solder dip. The hot solder dip will be homogeneous with a minimum thickness of 60 microinches (1.52 μm) for round leads and, for other shapes, a minimum thickness at the crest of the major flats of 200 microinches (5.08 μm) solder (SN60 or SN63). For leadless chip carrier devices, the solder will cover a minimum of 95 percent of the metallized side castellation or notch and metallized areas above and below the notch (except the index feature if not connected to the castellation). Terminal area intended for device mounting will be completely covered. The hot solder dip on leads is applicable to either 1 or 2 below:
 - (1) Over a finish in accordance with entry c or d below. the solder will extend within .030 inch (0.76 mm) of the lead or package interface, or beyond the effective seating plane for packages with standoffs.
 - (2) Over the basis metal or other finishes. When applied over the basis metal, or over underplate or finishes other than as specified in entry c or d, solder will cover the entire lead to the glass seal or point of emergence of the lead or metallized contact through the package wall.
- b. Tin-lead plate. Tin-lead plate will have in the plated deposit 2 percent to 50 percent by weight lead (balance nominally tin) co-deposited. As plated tin-lead will be a minimum of 300 microinches thick and will contain no more than 0.05 percent by weight co-deposited organic material (measured as elemental carbon). Tin-lead plating may be fused by heating above its liquidus temperature. Fused tin-lead will be a minimum of 200 microinches thick. Tin-lead plate is applicable:
 - (1) Over a finish in accordance with entry c below, or
 - (2) Over the basis metal.
- c. Nickel plate or undercoating. Electroplated nickel or electroless nickel phosphorous nickel undercoating or finishes will be 50 to 350 microinches (1.27 μm to 8.89 μm) thick measured on major flats or diameters. Electroless nickel will not be used as the undercoating on flexible or semiflexible leads and will be permitted only on rigid leads or package elements other than leads (see MIL-STD-883 method 2004 for definitions of flexible and semiflexible leads).
- d. Gold plate. Gold plating will be a minimum of 99.7 percent gold, and only cobalt will be used as the hardener. Gold plating will be a minimum of 50 microinches (1.27 μm) and a maximum of 225 microinches (5.72 μm) thick. Gold plating will be permitted only over nickel plate or undercoating in accordance with entry c above.

E.4.2.8 <u>Thermal design</u>. Thermal design analysis will be performed and will establish as a minimum that functional device elements are operating within their design temperature ratings when the device is operated at the specified maximum operating case temperature. Finite element analysis is an acceptable thermal design analysis technique. All active and passive elements will be derated.

E.4.2.9 <u>Electrical circuit design</u>. Worst case circuit design analysis will be performed and include the following evaluations as a minimum (applicable to the design):

- a. Electrical element stress over the specified operating temperature range will be within the specified derating criteria under worst case temperature conditions.
- b. Evaluated to meet the Group A CI test limits at worse case operating temperature conditions, as applicable.
- E.4.2.10 <u>Assembly Process Induced environments</u>. When the next level assembly environment (e.g. solder attach to a board assembly) is specified, the design and construction shall be considered.

*

*



E.5 Major changes. This sections describes how to handle major changes to devices or processes.

- * E.5.1 <u>Manufacturer controls</u>. The manufacturer is responsible for controlling all materials and processes (see A.3.2.3) involved in the production of devices compliant to this specification. Any change to the supplier, materials or processes, which may impact the reliability and performance of the final device, must be controlled and evaluated by the manufacturer. This may include documentation of all changes, additional testing of devices, and/or notification of customers and the qualifying activity. This includes obsolescence and availability issues.
- * E.5.2 <u>Class I, major changes</u>. A thorough description of the proposed change, acceptable engineering data, and a suggested test plan designed to demonstrate that the changed product will continue to meet the acquisition document requirements including performance, quality, reliability, or interchangeability will be generated and provided to the qualifying activity for review and approval. The manufacturer will proceed with the change after approval of the test plan. To minimize the need for additional tests due to insufficient details or data regarding the proposed changes, it is recommended that the test plan be discussed with the acquiring or qualifying activity prior to commencing the test program. Test guidelines for each major change listed herein are provided in Table E-I for product design changes (column Cl and PI) and baselined process changes (column QML). The subgroup designations in Table E-I correspond with the subgroups designated in Tables C-Xa, C-Xb, C-Xc, and C-Xd of Appendix C. Tests will be performed on samples of the first devices or subassemblies manufactured incorporating the changes. Upon completion of the prescribed test program, the results will be recorded and available for review. At the manufacturer's option, devices incorporating the change may be manufactured and tested prior to approval; however, all shipments of these changed devices will be withheld until formal documented approval is granted by the acquiring or qualifying activity. Changes representative of those which are subject to the requirement are:
 - a. Substitution of substrate material (e.g., alumina versus BeO).
 - b. Substitution of materials or inks deposited on the substrate (e.g., (1) conductor: gold versus copper; (2) resistor: ruthenium base versus carbon) or deposit method: (e.g., thinfilm versus thickfilm).
 - c. Cumulative change of nominal process time of deposited materials exceeding 25 percent or nominal process temperature exceeding +50°C or 10 percent, whichever is greater, since the last qualification or major change notification.
 - d. Cumulative changes to substrate mask design that reduce nominal design dimensions, spacing or isolation more than ±25 percent, or changes to electrical parameters of the deposited elements beyond the design limits since the last qualification or major change notification.
 - e. Substitution of trimming method (e.g., abrasive versus laser).
 - f. Increase in substrate fabrication multi-layer conductor levels more than one conductor level from QML Listing.
 - g. Substitution of attach material (e.g., epoxy A versus epoxy B) or of attachment method (e.g., epoxy versus eutectic) for device elements.
 - h. Change in the baselined process temperature for element or substrate attachment which exceeds +25°C or 10 percent, whichever is greater.
 - i. Substitution of die type (e.g., 2N2484 versus 2N2905) or other element types (e.g., tantalum versus ceramic capacitors or thinfilm versus thickfilm resistors) mounted on the substrate.
 - j. Increase in element attach area more than 50 percent from QML listing.
 - k. Substitution of baselined wire bond method (e.g., ultrasonic versus thermal compression) or wire size changes greater than 1.0 mil.
 - I. Any change in specified material composition or purity of the wire.
 - m. Increase in substrate attach perimeter more than 50 percent of QML listing.



- n. Substitution of package configuration (e.g., platform versus bathtub), lid or covers (e.g., step lid versus drawn cover) or plating material.
- o. Substitution of package or lid base material (e.g., nickel versus stainless steel).
- p. Changes to finished device dimensions exceeding the acquisition document, or SMD envelope tolerances.
- q. Substitution of seal method (e.g., seam weld versus laser weld), or seal material (e.g., SnAg versus AuSn).
- r. Change in the baselined seal process time, temperature, or vacuum of more than 10 percent, or sealing atmosphere except for the addition of helium.
- s. Increase in package seal perimeter more than 50 percent from QML listing.
- t. Increase in lead count for QML listing per package type.
- u. Changes to the baselined product flowchart in which element evaluation, screening, CI and PI options, and any operations are added or deleted, except for additional inspections and SPC operations.
- v. Addition of new processes or materials to QML.
- w. Assembly operation or test facility move.
- x. Class I changes.

*

*

*

*

- y. For class K devices only, all Class I and Class II changes since the original base-line qualification (CI, PI, QML).
- z. For radiation hardened devices only, all class I and class II changes since the original base-line qualification (CI, PI, QML).
 - aa. Change of element finish (e.g. palladium termination to gold, gold plated lead to nickel).

Major changes or substitutions	Recommended Xa, C-Xb, C-Xc,	Variable data required (subgroups)		
	CI & PI	QML	CI & PI	QML
a. Substitution of substrate material	C1	C1 then C4	N/A	C4
 b. Substitution of material deposited on substrate (1) conductor (2) resistor (3) deposit method 	A, B5, B6 A A, B5, B6, C2	A, C1 then C4 A A, C1 then C4	B5, B6 B5, B6,C2	C4 C4
c. Process/time/temperature changes	A, B5	A, B5	B5	B5
d. Substrate mask design	A1, B4, C2	N/A	C2	N/A
e. Substitution of trim method	A, C2	A, C2	C2	C2

* TABLE E-I. <u>Testing guidelines for major product/process changes.</u> <u>1/ 2/ 3/ 4/ 5/</u>



	AFFENL			
fIncrease in multi-layer conductor levels, more than one level	B5, B6	C1 then C4	B5, B6	C4
g,h. Substitution of attach material or process temperature	C1 then C3	C1 then C4 (no wirebond)	C3	C4
i. Substitution of die type	A, C2	N/A	C2	N/A
j. Increase in element area from QML listing	N/A	C1 then C4 (no wirebond)	N/A	C4
k1. Substitution of baselined wirebond method	N/A	C1 then C4 (no die shear)	N/A	C4
k2. Wire size change	C1 then B5	C1 then C4 (no die shear)	B5	C4
I. Substitution of wirebond material	C1 then B5	C1 then C4 (no die shear)	B5	C4
m. Increase in substrate perimeter from QML listing	N/A	C1 then C4	N/A	C4
n. Substitution of package configuration, etc.	B1, C1 then C3	C1 then C3	N/A	C3
o. Substitution of package, lid base material	B1, C1 then C3	C1 then C3	C3	C3
p. Change to finished device dimensions	Notify acquiring activity	N/A	N/A	N/A
q,r. Substitution of seal method, profile or seal material	C1 then C3	C1 then C3	C3	C3

See footnotes at end of table

* TABLE E-I. Testing guidelines for major product/process changes - Continued. $\frac{1}{2} \frac{2}{3} \frac{4}{5}$

Major changes or substitutions	Recommended Xa, C-Xb, C-Xc,	Variable data required (subgroups)		
	CI & PI	QML	CI & PI	QML
s. Increase in package seal perimeter from QML listing	N/A	C1 then C3	N/A	C3
t. Increase in lead count per package type	See Table C-VI C3 <u>6</u> /	See Table C-VI C3 <u>6</u> /	C3	C3
u. Change to baselined product flowchart	N/A	Notify qualifying activity	N/A	N/A
v. Addition of new process or material	N/A	Notify qualifying activity	N/A	N/A
w. Assembly operation or test facility move	N/A	Notify qualifying activity	N/A	N/A



x. Class I change	Notify qualifying activity	Notify qualifying activity	N/A	N/A
y. For Class K devices only	Notify aquiring activity	Notify aquiring and qualifying activity	N/A	N/A
z For Radiation Hardened Devices only	Notify aquiring activity	Notify aquiring and qualifying activity	N/A	N/A
aa. Change of element finish material	N/A	C1, C4	N/A	C4

1/ Sampling will be in accordance with Table C-Xa, C-Xb, C-Xc, and C-Xd of this specification.

 $\frac{2}{2}$ All electrical parameter testing will be in accordance with the device acquisition specification or drawing or SMD.

3/ Data histograms providing a parametric data summary may be submitted in place of variables data. 4/ The acquiring or qualifying activity (or both) may add or reduce testing as warranted by detail specification requirements, unique design, or process circumstances after notification by the manufacturer.

5/ Notification is required at the time of acceptance of new order or delivery on existing order when changes are made to devices acquired to Specification Control Drawings.

6/ Excluding subgroups 5 and 6.

*

*


MIL-PRF-38534E APPENDIX F

STATISTICAL SAMPLING

F.1 SCOPE

F.1.1 <u>Scope</u>. This appendix contains statistical sampling qualification procedures and general test and inspection procedures used throughout this specification.

F.1.2 <u>Description of Appendix F</u>. This appendix contains general information and guidance to be used by manufacturers when testing and inspecting devices.

* TABLE OF CONTENTS

F.1 SCOPE	73
F.2 APPLICABLE DOCUMENTS	73
F.3 GENERAL STATISTICAL SAMPLING	73
F.4 STATISTICAL SAMPLING PROCEDURES AND TABLE	74

F.2 APPLICABLE DOCUMENTS

F.2.1 <u>Government specifications, standards, and handbooks</u>. The following standard forms a part of this document to the extent specified here in. Unless otherwise specified, the issue of this document is that listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

*

(Unless otherwise specified copies of military standards are available from the Standardization Documents Order Desk, Building 4D, 700 Robbins Avenue, Philadelphia, PA 19111-5094. Copies of military standards are also available online from the Acquisition Streamlining and Standardization Information System (ASSIST) at http://astimage.daps.dla.mil/online/new/.

F.3 GENERAL STATISTICAL SAMPLING

F.3.1 <u>Definitions</u>. The following definitions will apply for all statistical sampling procedures:

- a. PDA series: The PDA series is defined as the following decreasing series of PDA values: 50, 30, 20, 15, 10, 7, 5, 3, 2, 1.5, 1, 0.7, 0.5, 0.3, 0.2, 0.15, 0.1.
- b. Tightened PDA inspection: Tightened PDA inspection is defined as inspection performed using the next PDA value in the PDA series which is lower than that specified.
- c. Acceptance number (c): The acceptance number is defined as zero.
- d. Rejection number (r): Rejection number is defined as one or more.
- F.3.2 <u>Symbols</u>. The following symbols will apply for all statistical sampling procedures:
 - a. c: Acceptance number.
 - b. r: Rejection number.

^{*}



MIL-PRF-38534E APPENDIX F

F.4 STATISTICAL SAMPLING PROCEDURES AND TABLE

F.4.1 <u>General</u>. Statistical sampling will be conducted using a sample size (accept number) method as specified in Table XVII herein. The procedures specified herein are suitable for all quality conformance requirements.

F.4.1.1 <u>Selection of samples</u>. Samples will be randomly selected from the inspection lot or inspection sublots. For continuous production, the manufacturer, at his option, may select the sample in a regular periodic manner during manufacture provided the lot meets the formation of lots requirement.

F.4.1.2 Failures. Failure of a unit for one or more tests of a subgroup will be charged as a single failure.

F.4.2 <u>Single-lot sampling method</u>. CI and PI information (sample sizes and number of observed defectives) will be accumulated from a single inspection lot to demonstrate conformance to the individual subgroup criteria.

F.4.2.1 <u>Sample size</u>. The sample size for each subgroup will be determined from Table F-I and will meet the specified sample size (accept number).

F.4.2.2 <u>Acceptance procedure</u>. If zero failures are found in the initial sample of the required sample size, the lot will be accepted. If the observed number of defectives from the initial sample is greater than zero, a second sample of double the initial sample size may be selected from the original sub(lot). The sub(lot) may be accepted if zero defectives are observed in this double-size sample.

F.4.2.3 <u>One-hundred percent inspection</u>. Inspection of 100 percent of the lot will be allowed, at the option of the manufacturer, for any or all subgroups other than those which are called "destructive". If the observed percent defective for the inspection lot exceeds the specified PDA series value for the sample size specified, the lot will be considered to have failed the appropriate subgroup. One-hundred percent sampling is required where lot size is smaller than the required sample size with zero defectives allowed. Resubmission of lots tested on a 100 percent inspection bases will also be on a 100 percent inspection basis and in accordance with the tightened PDA inspection criteria.

PDA series	50	30	20	15	10	7	5	3	2
			Minimu	ım sampl	e size (a	ccept nu	mber)		
Accept number	5(0)	8(0)	11(0)	15(0)	22(0)	32(0)	45(0)	76(0)	116(0)
c = 0, r <u>></u> 1									
PDA series	1.5	1	0.7	0.5	0.3	0	.2	0.15	0.1
	Minimum sample size (accept number)								
Accept number	153(0)	231(0)	328(0)	461(0)	767(0	D) 115	2(0)	1534(0)	2303(0)
c = 0, r <u>></u> 1									

TABLE F-I.	Sample size	(accept number)	sampling plan.	<u>1/ 2/ 3/</u>

1/ Sample sizes are based upon the Poisson exponential binomial limit.

2/ In this specification lot tolerance percent defective (LTPD) has been replaced with sample size (accept number) where the accept number is zero. Where reference is made by unrevised test methods of MIL-STD-883 to an LTPD value, that value will be found in the PDA series and the sample size will be the value immediately below the PDA series value. The accept number will always be zero.

3/ Minimum size of sample to be tested to assure, with a 90 percent confidence, that a lot having percent defective equal to the specified sample size (accept number) will not be accepted (single sample).



MIL-PRF-38534E APPENDIX G

RADIATION HARDNESS ASSURANCE REQUIRMENTS FOR HYBRID MICORCIRCUITS AND MULTICHIP MODULES

G.1 SCOPE

G.1.1 <u>Scope</u>. This appendix establishes the performance requirements for hybrid microcircuits and multichip modules (MCM's) that have a radiation hardening requirement. This appendix is intended for devices which are offered as radiation hardened devices and are in full compliance with the remainder of this document.

G.1.2 <u>Description of Appendix G</u>. This appendix provides the performance requirements and verification methods applicable for RHA devices. Section G.3 provides the performance requirements which shall be met in order to provide RHA devices to this specification, the definitions of RHA levels and the criteria for conversion of customer requirements and change control. Verification methods to verify that devices meet the performance requirements shall be developed. Due to the complexity of this field and these devices it is apparent that a non-standard approach to verification is necessary. Section G.4 is provided as a methodology for manufacturers and their customers to determine what the RHA requirements are and how to verify that the devices are meeting these requirements. Devices shall only be marked with the appropriate designator if they meet the requirements. Devices built in accordance with G.3 are RHA devices as defined in the acquisition document (e.g., SMD) and verified using the methods developed by the manufacturer.

G.2 APPLICABLE DOCUMENTS

* G.2.1 <u>Government specifications, standards, and handbooks</u>. The following specification and standard form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation (see 6.2).

HANDBOOKS

DEPARTMENT OF DEFENSE

- MIL-HDBK-814 Ionizing Dose and Neutron Hardness Assurance Guidelines for Microcircuits and Semiconductor Devices.
- MIL-HDBK-815 Dose Rate Hardness Assurance Guidelines.

(Unless otherwise specified copies of military standards are available from the Standardization Documents Order Desk, Building 4D, 700 Robbins Avenue, Philadelphia, PA 19111-5094. Copies of military standards are also available online from the Acquisition Streamlining and Standardization Information System (ASSIST) at http://astimage.daps.dla.mil/online/new/.

* G.2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents that are DOD adopted are those listed in the issue of the DoDISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DoDISS are the issues of the documents cited in the solicitation.

* ELECTRONIC INDUSTRIES ALLIANCE

JEP 133	 Guide for the Production and Acquisition of Radiation Hardness Assured Multichip Modules and Hybrid Microcircuits.
JESD57	- Test Procedures for the Measurement of Single-event Effects in Semiconductor Devices from Heavy Ion Irradiation.
JESD89	 Measurement and Reporting of Alpha Particles and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices.

(Application for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834.)



MIL-PRF-38534E APPENDIX G

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

- F1192 Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.
- F1892 Standard Guide for Ionizing Radiation (Total Dose) Effects Testing of Semiconductor Devices.

(Application for copies should be addressed to the American Society for Testing and Materials, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959.)

G.3 PERFORMANCE REQUIREMENTS

*

* G.3.1 Performance requirements for RHA devices. RHA devices shall meet the performance requirements of this document for the applicable device class (D, E, G, H, J or K) and shall be capable of passing the tests, analyses, and inspections applicable for the environments specified in the acquisition document and the manufacturers approved QML RHA program plan. For further guidance on specific methods related to radiation hardness assurance see MIL-HDBK-814, MIL-HDBK-815, MIL-STD-883 methods 1017, 1019, 1020, 1021, 1022, 1023 and 1032, JESD 57, JEP 133, ASTM-F-1893, ASTM-F-1032, and ASTM-F-1192.

G.3.1.1 <u>Radiation hardness assurance (RHA) levels</u>. The RHA designators defined below shall be used in the PIN of the compliant devices which meet the requirements of the manufacturers approved QML RHA program. Other parameters may be specified in the acquisition specification. RHA levels are defined below.

RHA level and designator	Radiation total ionizing dose (krad (SI))
- (dash)	No RHA
М	3
D	10
Р	30
L	50
R	100
F	300
G	500
H	1000

TABLE G-I RHA levels

Devices are considered to meet a specific RHA level if the manufacturer meets the requirements of this appendix and the acquisition specification.

G.3.2 Implementation of this appendix. Manufacturers wishing to offer compliant RHA devices verified in accordance with an approved QML RHA program must meet the requirements of G.3. The manufacturer of RHA devices shall be certified by the qualifying activity (DSCC) to this appendix. In addition to the standard certification requirements, the qualifying activity shall examine all aspects of the RHA program. This includes determining that the manufacturer's conversion of customer requirements procedure includes the RHA requirements of G.3.3 and that the manufacturer's change control procedure includes the requirements of G.3.4. Furthermore, all RHA tests, process flows and configuration control documentation shall be available for review to determine if they meet the intent of this appendix.

G.3.3 <u>Conversion of customer requirements</u>. The manufacturer shall have a conversion of customer requirements procedure in accordance with Appendix A which includes determining from the customer which RHA environments, tests and analyses are applicable for the device application. Once this is determined, the methods for verification shall be developed. The environments, the respective radiation levels and the requisite tests and analyses shall be specified in the acquisition document.



MIL-PRF-38534E APPENDIX G

G.3.4 <u>Change control procedures</u>. In addition to the change control procedures specified in Appendix A, manufacturers of RHA devices shall have in place a procedure to notify their customers of any change in components (die, resistors, capacitors, substrate, metallization, package, etc.) or test and analysis methods which are proposed. The acquisition specification may specify the applicable change control procedures (e.g., all class I and applicable class II changes). Prior to implementation of the change the manufacturer and the customer shall determine what additional verification must be performed to ensure that the proposed change will not degrade the radiation hardness of the device.

G.4 VERIFICATION

G.4.1 <u>Verification methods</u>. Verification methods for determining radiation hardness in the applicable environments shall be established by the manufacturer or the manufacturer in conjunction with a third party source, expert in the RHA area. Due to the many different types of hybrid and MCM technologies and RHA environments, verification methods may vary significantly between manufacturers.



	_	-
Title	Paragraph	Page
Acceptance procedure		74
Acquiring activity	6.3.1	12
Acquisition documents	6.3.2	12
Acquisition requirements	6.2	12
Altered records	A.3.16.2	27
Alternate element evaluation		36
Alternate to element shear testing	C.7.6.4.11.1	60
Alternative method correlation,		
confirmation, and implementation		00
procedures		22
Alternative methods	A.3.2.5.4.2	22
Alternate qualification procedures	0700	
for die/wire bond rework		57
Applicable documents		3
Applicable documents		18
Applicable documents		31
Applicable documents		62
Applicable documents		73
Applicable documents	G.2	75
Assembly Process Induced		
Environments		68
Atmospheric control and handling		27
Audit checklist		12
Audit deficiencies		28
Audit follow-up		28
Audit schedules	A.3.17.1.4	28
Baseline index of documents		13
Baseline index of documents		19
Baseline process flow		13
Baseline process flowchart		19
Baseline process flows		10
Beryllium oxide package identifier		9
Bond strength		51
Bond strength		54
Burn-in		44
Burn-in acceptance criteria		45
Burn-in lot		13
Burn-in period		44
Case outline		8
Certification		11
Certification mark		9
Certification of conformance		10
Change control		23
Change control procedures		10
Change control procedures	G.3.4	77
Changes in design, materials, or	1011	00
processing	A.3.4.1	23
Characteristics		32 69
Class I, major changes		
Class D		2
Class D process flow audit		11
Class E		2
Class E listing		11
Class G Class G and D QML listing		2
		11
Class H and K OM listing		2
Class H and K QML listing Class H, G, and D serialization		11
Class H, G, and D senalization		9 2
01233 r.	1.0.1	2

		_
Title F	Paragraph	Page
Class K serialization		8
Class requirements	. C.3.2.3	32
Classes E, G, H, and K process		
flow audits	. 4.5.1.3	11
Classification		2
Cleanliness and atmosphere control		-
in work areas	A 3 15 2	27
Compliant devices		13
Compound bond		13
Compound bonding	. E.3.2.4	65
Computerized records	. A.3.16.1.1	27
Conductor resistivity	. C.3.7.5.2.2	37
Conductor thickness		37
Configuration control		24
Conformance inspection and periodic	.,	
inspection	C 6	48
Constant esseleration	. 0.0	-
Constant acceleration	. 0.7.6.4.4	59
Control and acceptance of incoming		
materials		24
Control of quality records	. A.3.16	27
Conversion of customer requirements	. A.3.3	23
Conversion of customer requirements	. G.3.3	76
Corrective action of process machine		41
Correlation, confirmation, and	. 0	
implementation	A 2 2 5 1 1	22
Correlation testing for internal water	. A.J.Z.J.4.1	22
Correlation testing for internal water	070404	50
vapor		59
Country of manufacture		8
Cpk		13
Critical control parameters		13
Customer compliance matrix (CCM)	. 6.3.11	13
Customer supplied material	. A.3.7	24
Data		49
Data record		42
Definition		37
		-
Definition		39
Definitions	. F.3.1	73
Delid/relid rework qualification		
procedures		57
Delidding of devices	. E.3.2.7	66
Delta (Δ) limits	. 6.3.12	13
Description of Appendix A	. A.1.3	18
Description of Appendix C	C.1.2	30
Description of Appendix E	F12	62
Description of Appendix F		73
		75
Description of Appendix G	. G. I.Z	75
Description of conformance inspection	0.0.1	40
and periodic inspection		48
Description of design and construction.		66
Description of device screening		43
Description of element evaluation	. C.3.1	31
Description of process control	. C.4.1	41
Description of qualification		57
Description of the rework limitations		62
Description of this specification		2
Design Activity		13
		13
Design analysis		
Design and construction		7
Design and construction	. ⊏.4	66



Title	Paragraph	Page
Design and construction	F.4.2	66
Design and manufacturing		
documentation	E.4.2.5	66
Design guidelines		19
Design of experiments (DOE)		13
Design, processing manufacturing		
equipment, and materials		
instructions	A.3.2.3	20
Design, processing, manufacturing		
and testing instructions	A.3.2.2	19
Design requirements		23
Design robustness	6.3.16	13
Destructive tests		16
Device acquisition specification		6
Device class designator	3.7.5.1.2	8
Device finishes		67
Device screening		43
Device type		8
Die shear		51
Die shear strength	C.6.4.2.3	55
Die shear strength testing		38
Disposition of samples		58
Electrical		37
Electrical circuit design		68
Electrical requirements	C.7.6.4.6	59
Electrical test		33
Electrical test parameters		37
Electrical test specifications		32
Electrostatic discharge (ESD)	C.6.4.2.6	55
Electrostatic discharge		
sensitivity (ESDS)	6.3.17	13
Electrostatic discharge (ESD)		
sensitivity identifier		9
Element		13
Element evaluation		31
Element replacement	E.3.2.5	65
Element shear for option 1 PI		
product qualification	C.6.3.3.3	52
Element shear for QML qualification .		60
Element wire rebonding		64
End-of-line sample testing		49
End point		49
End point electrical measurements		55
Equipment calibrations		25
ESD handling control program	A.3.15.1	27
Example of assembly and verification	1	00
travelers		26
External element finishes		67
External lead finish		68
External metals External visual screen		66 47
Failure analysis and corrective action		47
-		27
program Failure analysis of burn-in screen	A.3.14	21
failures for class K devices	C 5 0 2	44
Failure and corrective action reports.		44 26
Failure and defect analysis and data	A.J.1J.Z	20
feedback	Δ 3 13	26
Failures		20 58
	0.7.0.0.2	00

ndex			
	Title	Paragraph	Page
Failures		F.4.1.2	74
Film adł	nesion	C.3.7.5.2.3	37
	crocircuit		14
	ectrical test		46
	al		14
Flip chip	bonding	6.3.21	14
	nal block organization chart		19
General		3.7	5
General		A.3.2.5.1	21
General		C.3.2	32
General		C382	39
			40
			41
			43
			44
			45
General		C.6.2	48
General		C.6.3.3.1	52
General		F.4.1	74
	rework and repair provisions		63
General	statistical sampling	E 3	73
	verification		10
			10
	nent specifications, standards		•
	handbooks		3
	ment specifications, standards		
	handbooks		18
Governr	nent specifications, standards	S,	
and	handbooks	C.2.1	31
Governr	nent specifications, standards	8,	
	handbooks		62
	nent specifications, standards		
	handbooks		73
Govern	nent specifications, standards		70
	handbooks		75
			75
Group A	electrical testing	0.6.3.1	49
Group A	electrical testing	C.6.4.1	54
	general requirements		49
Group E	B inspection	C.6.3.2	50
Group E	B inspection	C.6.4.2	54
	inspection		51
Group	inspection	C 6 4 3	55
Group C) inspection	C 6 4 4	55
•	•		
	nicrocircuit		14
	nicrocircuit type (device type)		14
	entation		21
	entation of this appendix		76
Impleme	entation of this specification	3.7.1	6
Incomin	g, in-process, and outgoing		
inver	ntory control	A.3.6.2	24
	pint		8
	ample testing		49
	erification testing		50
			25
	on and testing		-
	on lots		14
	on lots		48
	on lot formation		14
	on lot formation		48
	on operations		25
Inspecti	on operations	A.3.10.4	25



Title	Paragraph	Page
Integral substrate/package	Falaylapli 63.26	Page 14
Integral substrate/package evaluation	0.3.20	40
Intended use	6 1	12
Internal conductors		67
Internal element finishes		67
		27
Internal quality audits	A.3.17	
Internal visual Internal visual and mechanical	0.3.3.4.2	33
		51
Internal visual and mechanical		54
Internal visual and mechanical		60
Internal visual inspection		43
Internal water vapor		59
ISP inspection lot		40
Item requirements	3.8	10
Known good die (KGD)	6.3.27	14
Lead finish		7
Lead finish		8
Lead integrity		56
Lid seal rework	E.3.2.6.1	65
Location of element evaluation		32
Loose particle recovery	C.7.6.4.1.1	59
Lot identification code (date code)		8
Lot sample bond strength		42
Lots resubmitted for burn-in		45
Major changes		69
Marking of devices	3.7.5	7
Marking option for controlled storage		
of class H and G		9
Management responsibility		19
Manufacturer controls	E.5.1	69
Manufacturer's designating symbol	3.7.5.5	8
Manufacturer's identification	3.7.5.4	8
Manufacturer's self-audit		19
Material and element traceability	A.3.8.1	25
Mechanical shock	C.7.6.4.3	59
Microelectronics	6.3.28	14
Microcircuit	6.3.29	14
Microcircuit and semiconductor dice.	C.3.3	32
Monolithic microcircuit	6.3.30	14
Multichip module (MCM)	6.3.31	14
Nonconformance		54
Nonconformance	C.6.4.5	56
Noncontinuous production	6.3.32	14
Nondestructive bond pull test for		
class K devices	C.5.4	43
Nondestructive tests		16
Nonfunctional samples		49
Nonfunctional samples	C.7.6.2.4	58
Non-solder sealed devices	C 5 12 2	47
Notes		12
Off-line reliability assessment		15
On-site verification		11
One-hundred percent inspection	F423	74
Option 1 (in-line inspection)	C 6 3	49
Option 2 (end-of-line)	C 6 4	
Optional acquisition data		12
Order of precedence		3
Order of precedence		19
Other external materials		66
	····· Ľ.Ŧ.∠.Ŧ	00

ndex		
Title	Paragraph	Page
Other government documents,		
drawings, and publications	2.2	3
Other seal rework	E.3.2.6.2	65
Package		66
Package evaluation		39
Package type		15
Packaging		11
Part or identifying number (PIN)		7
Particle impact noise detection (PI)		1
		4.4
test		44
Passive element		15
Passive elements		34
Pattern failure option		45
Pattern failure option, class H	C.5.9.5.3.1	45
Pattern failure option, class K	C.5.9.5.3.2	46
PDA class H	C.5.9.5.2.1	45
PDA class K	C.5.9.5.2.2	45
PDA option		45
Percent defective allowable (PDA)	6.3.36	15
Performance requirements	G 3	76
Performance requirements for		70
Class D devices	25	4
	3.5	4
Performance requirements for	0.4	
Class E devices	3.4	4
Performance requirements for		
Class G devices	3.3	4
Performance requirements for		
Class H devices	3.2	3
Performance requirements for		
Class K devices	3.1	3
Performance requirements for		
RHA devices	3.6	4
Performance requirements for		•
RHA devices	G 3 1	76
Performance verification operations		25
Periodic assessment of alternative	5 A.3.10.3	25
		00
methods		23
Periodic capability certification		15
Personnel training and testing		28
Personnel training and testing		28
Physical dimension		37
Physical dimensions	C.6.3.2.1	50
PIND	C.7.6.4.1	59
Polymeric material evaluation	C.3.10	41
Polymeric materials		66
Preburn-in electrical test		44
Preseal burn-in test		43
Procedure for sample tests	Δ31311	26
Procedure for screening tests		26
		20
Procedure in case of test equipmer		00
failure of operator error	A.3.13.1	26
Process and materials controls		25
Process control		25
Process control		41
Process machines		41
Process machine/operator evaluati		42
Process/test traceability		25
Production lot	6.3.38	15
Production lot identification		25
		-

THIS DOCUMENT PROVIDED BY THE ABBOTT AEROSPACE TECHNICAL LIBRARY ABBOTTAEROSPACE.COM

T :41 -	Davaarah	Deee
Title Production lot traceability	Paragraph	Page
Protection from electrostatic discharg	A.3.8.3	25 32
QML-38534 qualification		52 58
Qualified manufacturers list (QML)	0.7.0	50
qualification lot	C 7 3	57
Qualification		57
Qualification eligibility	C761	58
Qualification of rework	C721	57
Qualification test requirements		57
Qualification to electrostatic discharge		•••
sensitivity (ESDS) classes		57
Qualifying activity		15
Quality control operations		25
Quality function deployment (QFD)	6.3.40	15
Quality improvement program	A.3.2.4	20
Quality management (QM) plan		10
Quality management (QM) plan		19
Quality management (QM) program		
(TRB option)	A.3.2.5	21
Quality management program	4.2	10
Quality system		19
Quality system requirements		19
Radiation hardness assurance (RHA)		
levels		76
Radiography for class K devices		47
Records to be maintained		27
Recycled, recovered, or environmenta	ally	
preferable materials	3.9	10
Reports and analysis of defective		
devices and failures		27
Requirements		3
Resistance to solvents		51
Resubmission of failed lots		56
Resubmission of failed samples or lot		50
(or both) Rework and repair provisions	0.7.0.3.1	58 7
Rework and repair provisions		, 62
Rework limitations	E.3.2	62
Rework qualification		57
Rework samples		58
RF probe test		36
Sample electrical test of passive		00
elements	C.3.4.4	35
Sample evaluation of assembled dice		33
Sample selection		32
Sample selection		49
Sample selection		58
Sample selection and reject criteria	C.3.3.6.1	33
Sample size	C.3.3.4.1	33
Sample size		33
Sample size		74
Samples		55
Schematic diagrams	E.4.2.5.1	66
Scope	1.	1
Scope		1
Scope		18
Scope		18
Scope		30
Scope	C.1.1	30

ndex		
Title	Paragraph	Page
Scope	E.1	62
Scope	F 1 1	62
Scope		73
Scope		73
		-
Scope		75
Scope	G.1.1	75
Seal (fine and gross leak)	C.5.11	46
Seal	C.6.3.2.7	51
Seal (find and gross)	C.6.4.2.5	55
Seal rework		65
Seal testing		42
Selection of samples	E 4 1 1	74
Self-audit		15
Self-audit areas		28
Self-audit checklist		28
Self-audit program	4.4.1	10
Self-audit report	A.3.17.1.5	28
Self-audit representatives		28
Self-audit requirements		27
Semiconductor element		15
Sequence of testing		32
		-
Serialization		8
Similar devices		15
Single-lot sampling method		74
Solder sealed devices		47
Solder sealed devices		66
Solderability	C.3.7.5.2.4	37
Solderability		51
Solderability	C.6.4.2.4	55
Special marking		9
Standard evaluation circuit (SEC)	6.3.44	15
Standard evaluation circuit (test c		
or test vehicle)		41
Standard evaluation circuits		22
Standard evaluation circuits		58
Statistical process control (SPC).		15
Statistical sampling procedures an		
table		74
Steady-state life test		59
Subgroup 1	C.3.8.3	39
Subgroup 1	C.3.9.3	40
Subgroup 1, 100 percent electrica	l	
test of dice	C.3.3.1	32
Subgroup 1, 100 percent electrica	l test	
of passive elements		34
Subgroup 1, 100 percent electrica		01
testing		37
Subgroup 2		40
Subgroup 2		40
Subgroup 2, 100 percent visual	0000	00
inspection of dice		32
Subgroup 2, 100 percent visual		
inspection	C.3.7.4	37
Subgroup 2, visual inspection		
of passive elements		34
Subgroup 3	C.3.7.5.1	37
Subgroup 3		40
Subgroup 3		56
Subgroup 4	C.3.7.5.2	37
Subgroup 4	C 3.8.4	39



Title	Paragraph	Page
Subgroup 4	C.3.9.6	40
Subgroup 4	C.6.4.4.5	56
Subgroup 5	C.3.3.5	33
Subgroup 5	C.3.7.5.3	38
Subgroup 5	C.3.9.7	40
Subgroup 6		39
Subgroup 6, scanning electron		
microscope (SEM)	C.3.3.6	33
Subgroup 7	C.3.9.8	40
Subgroup 8	C 3 9 9	40
Subgroups 3 and 4		33
Subgroups 3, 4, and 5 general		
requirements	C375	37
Subject term (key word) listing		17
Substrate evaluation		36
Substrate, thick film elements,	0.0.7	00
capacitors, and package post w	iro	
rebonding or repair		64
Supplier control program		24
		24
Surface acoustic wave (SAW) elen		05
evaluation		35
Symbols	F.3.2	73
Table I. Performance		_
requirements summary		5
Table II. Implementation summary		6
Table III. Certification mark		9
Table C-1. Element evaluation		
summary		32
Table C-II. Microcircuit and		
semiconductor dice evaluation		
requirements		34
Table C-III. Passive element evalu		
requirements		35
Table C-IV. SAW element evaluat		
requirements		36
Table C-V. Substrate evaluation		
requirements		38
Table C-VI. Package evaluation		
requirements		39
Table C-VII. Integral substrate/pag	ckage	
element evaluation requiremen		41
Table C-VIII. Process control sum	mary.	43
Table C-IX. Device screening		47
Table C-X. CI and PI summary		48
Table C-Xa. Group A electrical tes		50
Table C-Xb. Group B testing		
(option 2 only)		55
Table C-Xb-1. Bond strength		00
requirements		54
Table C-Xc. Group C testing		53
Table C-Xd. Group D package rela		50
tests		56
Table E-1. Testing guidelines for r	naior	50
product/process changes		70
Table F-1. Sample size (accept nu		70
		74
sampling plan Table G-1. RHA levels		74 76
Tape automated bonding (TAB)		15
Technology capability		15
reamonogy capability		10

ndex		-
Title	Paragraph	Page
Technology capability		
verification (qualification)		11
Technology capability verification		58
Technology review board (TRB)) A.3.2.5.3	21
Technology Review Board		
(TRB) option	A.1.2	18
Temperature coefficient of resis	stance	
(TCR)	C.3.7.5.3.1	38
Temperature cycling	C.7.6.4.2	59
Terms, definitions, methods,		
and symbols	6.3	12
Test failures	C.7.6.3	58
Test sample preparation	C.3.3.3.2	33
Test sample preparation for		
subgroups 3 and 4	C.3.4.3	34
Test samples	C.3.3.3.1	33
Test samples		58
Thermal design		68
Tool and test equipment mainte		
and calibration	A.3.11	25
Traceability		25
Travelers		19
TRB organizational structure	A 3 2 5 3 1	21
TRB records		23
TRB responsibilities		21
Verification		10
Verification		77
Verification audit		11
Verification methods		77
Verification for QML listing		10
Visual examination		35
Visual examination		59
		39 36
Visual inspection		
Visual inspection		37
Visual inspection for damage		43
Wafer lots		16
Welded devices		66
Wire bond evaluation		36
Wire bond strength for option 1		50
product qualification		52
Wire bond strength for QML		
qualification	C.7.6.4.10	60
Wire bond strength for QML rev	vork	
qualification		60
Wire bond strength testing		33
Wire bond strength testing		35
Wire bond strength testing		38
Wire bonding		41
Wire bonding	C.4.2.6	42
Workmanship	3.7.4	7



MIL-PRF-38534E

CONCLUDING MATERIAL

Custodians:

Army - CR Navy - EC Air Force - 11 NASA – NA DLA - CC

Review activities:

Army - HD, MI, SM Navy – AS, CG, MC, SH, TD Air Force - 03,19, 99 Preparing activity: DLA - CC

(Project 5962-1941)



MIL-PRF-38534E

This page intentionally left blank



STANDARDIZATION DOCUMENT IMPROVEMENT PROPOSAL				
INSTRUCTIONS				
 The preparing activity must complete blocks 1, 2, 3, and 8. In block 1, both the document number and revision letter should be given. 				
2. The submitter of this form must complete block	s 4, 5, 6, and 7.			
3. The preparing activity must provide a reply with	nin 30 days from receipt of the form.			
NOTE: This form may not be used to request copies of documents, nor to request waivers, or clarification of requirements on current contracts. Comments submitted on this form do not constitute or imply authorization to waive any portion of the referenced document(s) or to amend contractual requirements.				
I RECOMMEND A CHANGE:	1. DOCUMENT NUMBER MIL-PRF-38534 Revision E	2. DOCUMENT DATE (030106)		
3. DOCUMENT TITLE GENERAL SPECIFICATION FOR HYBRID MICROCIRCUITS				
4. NATURE OF CHANGE (Identify paragraph number and include proposed rewrite, if possible. Attach extra sheets as needed.)				
5. REASON FOR RECOMMENDATION				
6. SUBMITTER				
a. NAME (Last, First, Middle initial)	b. ORGANIZATION			
c. ADDRESS (Include Zip Code)	 d. TELEPHONE (Include Area Code) (1) Commercial (2) AUTOVON (If applicable) 	7. DATE SUBMITTED (YYMMDD)		
8. PREPARING ACTIVITY				
a. NAME and E-mail Joseph Rodenbeck joseph.rodenbeck@dscc.dla.mil	b. TELEPHONE (Include Area Code) (1) Commercial DSN FAX 614-692-1090 850-1090 614-692-6939 jo	EMAIL pseph.rodenbeck@dscc.dla.mil		
ADDRESS (Include Zip Code) fense Supply Center Columbus TN: DSCC-VAS lumbus, OH 43216-5000IF YOU DO NOT RECEIVE A REPLY WITHIN 45 DAYS, CONTACT: Defense Quality and Standardization Office 5203 Leesburg Pike, Suite 1403, Falls Church, VA 22041-3466 Telephone (703) 756-2340ADDRESS (Include Zip Code) fense Supply Center Columbus TN: DSCC-VAS Telephone (703) 756-2340IIF YOU DO NOT RECEIVE A REPLY WITHIN 45 DAYS, CONTACT: Defense Quality and Standardization Office 5203 Leesburg Pike, Suite 1403, Falls Church, VA 22041-3466 Telephone (703) 756-2340				
	Braviaua aditiona ara abaalata 109/000			

DD Form 1426, OCT 89